Cypress Semiconductor CY7C68300C Manuel utilisateur

EZ-USB AT2LP™ USB 2.0 to ATA/ATAPI Bridge

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Cypress Semiconductor Corporation • 198ChampionCourt • San Jose,CA 95134-1709 • 408-943-2600

Document 001-05809 Rev. *A Revised November 30, 2006

Features

• Fixed-function mass storage device—requires no firmware

• Two power modes: Self-powered and USB bus-powered to

enable bus powered CF readers and truly portable USB

hard drives

• Certified compliant for USB 2.0 (TID# 40490119), the USB

Mass Storage Class, and the USB Mass Storage Class

Bulk-Only Transport (BOT) Specification

• Operatesathigh-speed(480Mbps)orfull-speed(12Mbps)

USB

• Complies with ATA/ATAPI-6 specification

• Supports 48 bit addressing for large hard drives

• Supports ATA security features

• Supports any ATA command with the ATACB function

• Supports mode page 5 for BIOS boot support

• SupportsATAPIserialnumberVPDpageretrievalforDigital

Rights Management (DRM) compatibility

• Supports PIO modes 0, 3, and 4, multiword DMA mode 2,

and UDMA modes 2, 3, and 4

• UsesonesmallexternalserialEEPROMforstorageofUSB

descriptors and device configuration data

• ATA interface IRQ signal support

• Supports one or two ATA/ATAPI devices

• Supports CompactFlash and one ATA/ATAPI device

• Supports board-level manufacturing test using the USB I/F

• Can place the ATA interface in high impedance (Hi-Z) to

allowsharingoftheATA buswith another controller(i.e.,an

IEEE-1394 to ATA bridge chip or MP3 Decoder)

• Low-power 3.3V operation

• FullycompatiblewithnativeUSBmassstorageclassdrivers

• Cypress mass storage class drivers available for Windows

(98SE, ME, 2000, XP) and Mac OS X operating systems

Features (CY7C68320C/CY7C68321C only)

• SupportsHIDinterfaceorcustomGPIOstoenablefeatures

such as single button backup, power-off, LED-based notifi-

cation, etc.

• 56-pin QFN and 100-pin TQFP lead-free packages

• CY7C68321C is ideal for battery-powered designs

• CY7C68320C is ideal for self- and bus-powered designs

Features (CY7C68300C/CY7C68301C only)

• Pin-compatible with CY7C68300A (using Backward

Compatibility mode)

• 56-pin SSOP and 56-pin QFN lead-free packages

• CY7C68301C is ideal for battery-powered designs

• CY7C68300C is ideal for self- and bus-powered designs

USB 2.0

Tranceiver CY Smart USB

FS/HS Engine 4 kByte FIFO

PLL

I2C Bus Master

ATA

Interface

Logic

Data

Control

MHz

XTAL

16 Bit ATA DataUSB D+

D-

Internal Control Logic

VBUS

ATA Interface

Control Signals

Misc control signals and GPIO

SDA

SCL

ATA 3-state Control

Reset

Block Diagram

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 2 of 42

Applications

The CY7C68300C/301C and CY7C68320C/321A implement

a USB 2.0 bridge for all ATA/ATAPI-6 compliant mass storage

devices, such as the following:

• Hard drives

• CD-ROM, CD-R/W

• DVD-ROM, DVD-RAM, DVD±R/W

• MP3 players

• Personal media players

• CompactFlash

• Microdrives

• Tape drives

• Personal video recorders

TheCY7C68300C/301C and CY7C68320C/321Asupport one

or two devices in the following configurations:

• ATA/ATAPI master only

• ATA/ATAPI slave only

• ATA/ATAPI master and ATA/ATAPI slave

• CompactFlash only

• ATA/ATAPI slave and CompactFlash or other removable

IDE master

Additional Resources

• CY4615C EZ-USB AT2LP Reference Design Kit

•USB Specification version 2.0

•ATA Specification T13/1410D Rev 3B

• USBMassStorageClassBulkOnlyTransportSpecification,

www.usb.org

Introduction

The EZ-USB AT2LP™(CY7C68300C/CY7C68301C and

CY7C68320C/CY7C68321C) implements a fixed-function

bridge between one USB port and one or two ATA- or

ATAPI-based mass storage device ports. This bridge adheres

to the Mass Storage Class Bulk-Only Transport Specification

(BOT) and is intended for bus- and self-powered devices.

The AT2LP is the latest addition to the Cypress USB mass

storage portfolio, and is an ideal cost- and power-reduction

path for designs that previously used Cypress’s ISD-300A1,

ISD-300LP, or EZ-USB AT2.

Specifically, the CY7C68300C/CY7C68301C includes a

mode that makes it pin-for-pin compatible with the

EZ-USB AT2 (CY7C68300A).

The USB port of the CY7C68300C/301C and

CY7C68320C/321A (AT2LP) are connected to a host

computer directly or with the downstream port of a USB hub.

Software on the USB host system issues commands and

sends data to the AT2LP and receives status and data from

the AT2LP using standard USB protocol.

The ATA/ATAPI port of the AT2LP is connected to one or two

mass storage devices. A 4 KB buffer maximizes ATA/ATAPI

data transfer rates by minimizing losses due to device seek

times. The ATA interface supports ATA PIO modes 0, 3, and 4,

multiword DMA mode 2, and Ultra DMA modes 2, 3, and 4.

The device initialization process is configurable, enabling the

AT2LP to initialize ATA/ATAPI devices without software inter-

vention.

CY7C68300A Compatibility

As mentioned above, the CY7C68300C/301C contains a

backward compatibility mode that allows it to be used in

existing EZ-USB AT2 (CY7C68300A) designs. The backward

compatibility mode is enabled by programming the EEPROM

with the CY7C68300A signature.

During startup, the AT2LP checks the I2C™ bus for an

EEPROM with a valid signature in the first two bytes. If the

signature is 0x4D4D, the AT2LP configures itself for pin-to-pin

compatibility with the AT2 and begins normal mass storage

operation. If the signature is 0x534B, the AT2LP configures

itself with the AT2LP pinout and begins normal mass storage

operation.

Refer to the logic flow in Figure 1 for more information on the

pinout selection process.

Most designs that use the AT2 can migrate to the AT2LP with

no changes to either the board layout or EEPROM data.

Cypress has published an application note focused on

migrating from the AT2 to the AT2LP to help expedite the

process. It can be downloaded from the Cypress website

(http://www.cypress.com) or obtained through a Cypress

representative.

Figure 1. Simplified Pinout Selection Flowchart

Read EEPROM

EEPROM

Signature

0x4D4D?

Yes

Set

EZ-USB AT2

(CY7C68300A)

Pinout

Set

EZ-USB AT2LP

(CY7C68300B)

Pinout

Normal Operation

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 3 of 42

Pin Diagrams

TheAT2LP is available in different packagetypes tomeeta varietyofdesign needs. The CY7C68320C/321Cisavailablein 56-pin

QFN and 100-pin TQFP packages to provide thegreatestflexibilityfornew designs. The CY7C68300C/301Cis available in 56-pin

SSOP and QFN package types to ensure backward compatibility with CY7C68300A designs.

Figure 2. 56-pin SSOP Pinout (CY7C68300C/CY7C68301C only)

ATAPUEN (GND)

VCC

GND

IORDY

DMARQ

AVCC

XTALOUT

XTALIN

AGND

VCC

DPLUS

DMINUS

GND

VCC

GND

PWR500# (PU 10K)

GND (Reserved)

SCL

SDA

VCC

DD0

DD1

DD2

DD3

DD13

DD14

DD15

GND

EZ-USB AT2LP

CY7C68300C

CY7C68301C

56-pin SSOP

DD8

(ATA_EN) VBUS_ATA_ENABLE

VCC

RESET#

GND

ARESET#

(VBUS_PWR_VALID) DA2

CS1#

CS0#

(DA2) DRVPWRVLD

DA1

DA0

INTRQ

VCC

DMACK#

DIOR#

DIOW#

GND

VCC

GND

DD7

DD6

DD5

DD4

DD12

DD11

DD10

DD9

NOTE: Labels in italics denote pin functionality

during CY7C68300A compatibility mode.

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 4 of 42

Figure 3. 56-pin QFN Pinout (CY7C68300C/CY7C68301C)

RESET#

GND

ARESET#

DA2 (VBUS_PWR_VALID)

CS1#

CS0#

DRVPWRVLD (DA2)

DA1

DA0

INTRQ

VCC

DMACK#

DIOR#

DIOW#

IORDY

DMARQ

AVCC

XTALOUT

XTALIN

AGND

VCC

DPLUS

DMINUS

GND

VCC

GND

(PU10K) PWR500#

GND

SCL

SDA

VCC

DD0

DD1

DD2

DD3

DD4

DD5

DD6

DD7

GND

VCC

GND

VCC

ATAPUEN (NC)

GND

DD15

DD14

DD13

DD12

DD11

DD10

DD9

DD8

VBUS_ATA_ENABLE (ATA_EN)

VCC

EZ-USB AT2LP

CY7C68300C

CY7C68301C

56-pin QFN

NOTE: Italic labels denote pin functionality

during CY7C68300A compatibility mode.

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 5 of 42

Figure 4. 56-pin SSOP Pinout (CY7C68320C/CY7C68321C)

GPIO2

VCC

GND

IORDY

DMARQ

AVCC

XTALOUT

XTALIN

AGND

VCC

DPLUS

DMINUS

GND

VCC

GND

GPIO1

GND

SCL

SDA

VCC

DD0

DD1

DD2

DD3

DD13

DD14

DD15

GND

EZ-USB AT2LP

CY7C68320C

CY7C68321C

56-pin SSOP

DD8

VBUS_ATA_ENABLE

VCC

RESET#

GND

ARESET#

DA2

CS1#

CS0#

GPIO0

DA1

DA0

INTRQ

VCC

DMACK#

DIOR#

DIOW#

GND

VCC

GND

DD7

DD6

DD5

DD4

DD12

DD11

DD10

DD9

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 6 of 42

Figure 5. 56-pin QFN Pinout (CY7C68320C/CY7C68321C)

GND

VCC

GPIO2

GND

DD15

DD14

DD13

DD12

DD11

DD10

DD9

DD8

VBUS_ATA_ENABLE

VCC

RESET#

GND

ARESET#

DA2

CS1#

CS0#

GPIO0

DA1

DA0

INTRQ

VCC

DMACK#

DIOR#

DIOW#

IORDY

DMARQ

AVCC

XTALOUT

XTALIN

AGND

VCC

DPLUS

DMINUS

GND

VCC

GND

GPIO1

GND

SCL

SDA

VCC

DD0

DD1

DD2

DD3

DD4

DD5

DD6

DD7

GND

VCC

GND

EZ-USB AT2LP

CY7C68320C

CY7C68321C

56-pin QFN

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 7 of 42

Figure 6. 100-pin TQFP Pinout (CY7C68320C/CY7C68321C only)

100

DD8

VBUS_ATA_ENABLE

VCC

RESET#

GND

ARESET#

DA2

CS1#

CS0#

DRVPWRVLD

DA1

DA0

INTRQ

VCC

GND

VBUSPWRD

LOWPWR#

DMACK#

DIOR#

DIOW#

VCC

GND

IORDY

DMARQ

GND

AVCC

XTALOUT

XTALIN

AGND

VCC

DPLUS

DMINUS

GND

VCC

GND

SYSIRQ

GND

PWR500#

GND

SCL

SDA

EZ-USB AT2LP

CY7C68320A

CY7C68321A

100-pin TQFP

VCC

DD0

DD1

DD2

DD3

VCC

GND

DD4

DD5

DD6

DD7

GND

VCC

GND

ATAPUEN

GND

DD15

DD14

DD13

DD12

GND

GPIO5

GPIO4

GPIO3

GPIO2

GPIO1

GPIO0

VCC

GND

DD11

DD10

DD9

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 8 of 42

Pin Descriptions

Thefollowingtableliststhepinoutsfor the56-pin SSOP,56-pin

QFN and 100-pin TQFP package options for the AT2LP. Refer

to the “Pin Diagrams” on page 3 for differences between the

68300C/01C and 68320C/321C pinouts for the 56-pin

packages. For information on the CY7C68300A pinout, refer

to the CY7C68300A data sheet that is found in the ’EZ-USB

AT2’ folder of the CY4615C reference design kit CD.

Table 1. AT2LP Pin Descriptions

Note: (Italic pin names denote pin functionality during CY7C68300A compatibility mode)

100

TQFP 56

QFN 56

SSOP Pin Name Pin

Type DefaultState

at Startup Pin Description

155 6 VCC PWR VCC. Connect to 3.3V power source.

256 7 GND GND Ground.

3 1 8 IORDY I[1] Input ATA control. Apply a 1k pull up to 3.3V.

4 2 9 DMARQ I[1] Input ATA control.

N/A N/A GND Ground.

9 3 10 AVCC PWR AnalogVCC.Connect toVCC throughthe shortestpath

possible.

10 411 XTALOUT Xtal Xtal 24 MHz crystal output. (See “XTALIN, XTALOUT” on

page 11).

11 512 XTALIN Xtal Xtal 24 MHz crystal input. (See “XTALIN, XTALOUT” on

page 11).

12 613 AGND GND Analog ground. Connect to ground with as short a

path as possible.

N/A N/A NC No connect.

16 714 VCC PWR VCC. Connect to 3.3V power source.

17 815 DPLUS IO Hi-Z USB D+ signal (See “DPLUS, DMINUS” on page 11).

18 916 DMINUS IO Hi-Z USB D–signal (See “DPLUS, DMINUS” on page 11).

19 10 17 GND GND Ground.

20 11 18 VCC PWR VCC. Connect to 3.3V power source.

21 12 19 GND GND Ground.

22 N/A N/A SYSIRQ IInput USB interrupt request. (See “SYSIRQ” on page 12).

Active HIGH. Connect to GND if functionality is not

used.

N/A N/A GND GND Ground.

26[3] 13[3] 20 PWR500#[2]

(PU 10K)ObMaxPower request granted indicator. (See

“PWR500#” on page 14). Active LOW.

N/A for CY7C68320C/CY7C68321C 56-pin packages.

27 14 21 GND (RESERVED)Reserved. Tie to GND.

28 N/A N/A NC No connect.

29 15 22 SCL OActive for

severalms at

startup.

Clock signal for I2C interface. (See “SCL, SDA” on

page 11). Apply a 2.2k pull up resistor.

Notes

1. If byte 8, bit 4 of the EEPROM is set to ‘0’, the ATA interface pins are only active when VBUS_ATA_EN is asserted. See “VBUS_ATA_ENABLE” on

page 14.

2. A ‘#’ sign after the pin name indicates that it is active LOW.

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 9 of 42

30 16 23 SDA IO Data signal for I2C interface. (See “SCL, SDA” on

page 11).

Apply a 2.2k pull up resistor.

32 N/A N/A NC No connect.

33 17 24 VCC PWR VCC. Connect to 3.3V power source.

34 18 25 DD0 IO[1] Hi-Z ATA data bit 0.

35 19 26 DD1 IO[1] Hi-Z ATA data bit 1.

36 20 27 DD2 IO[1] Hi-Z ATA data bit 2.

37 21 28 DD3 IO[1] Hi-Z ATA data bit 3.

38 N/A N/A VCC PWR VCC. Connect to 3.3V power source.

39 N/A N/A GND GND Ground.

40 N/A N/A NC NC No connect.

41 N/A N/A GND Ground.

42 N/A N/A NC NC No connect.

43 N/A N/A GND Ground.

44 22 29 DD4 IO[1] Hi-Z ATA data bit 4.

45 23 30 DD5 IO[1] Hi-Z ATA data bit 5.

46 24 31 DD6 IO[1] Hi-Z ATA data bit 6.

47 25 32 DD7 IO[1] Hi-Z ATA data bit 7. Apply a 1k pull down to GND.

48 26 33 GND GND Ground.

49 27 34 VCC PWR VCC. Connect to 3.3V power source.

50 28 35 GND GND Ground.

52 N/A N/A NC NC No connect.

53 N/A N/A VCC PWR VCC. Connect to 3.3V power source.

54 29 36 DIOW#[2] O/Z[1] Driven HIGH

(CMOS) ATA control.

55 30 37 DIOR# O/Z[1] Driven HIGH

(CMOS) ATA control.

56 31 38 DMACK# O/Z[1] Driven HIGH

(CMOS) ATA control.

57 N/A N/A NC NC No connect.

58 N/A N/A LOWPWR# OUSB suspend indicator. (See “LOWPWR#” on

page 13).

N/A N/A NC NC No connect.

62 N/A N/A VBUSPWRD IInput Bus-powered mode selector. (See “VBUSPWRD”on

page 14).

64 N/A N/A NC NC No connect.

65 N/A N/A GND GND Ground.

66 32 39 VCC PWR VCC. Connect to 3.3V power source.

67 33 40 INTRQ I[1] Input ATA interrupt request.

Table 1. AT2LP Pin Descriptions

Note: (Italic pin names denote pin functionality during CY7C68300A compatibility mode) (continued)

100

TQFP 56

QFN 56

SSOP Pin Name Pin

Type DefaultState

at Startup Pin Description

[+] Feedback

CY7C68300C/CY7C68301C

CY7C68320C/CY7C68321C

Document 001-05809 Rev. *A Page 10 of 42

68 34 41 DA0 O/Z[1] Driven HIGH

after 2 ms

delay

ATA address.

69 35 42 DA1 O/Z[1] Driven HIGH

after 2 ms

delay

ATA address.

70[3] 36[3] 43 DRVPWRVLD

(DA2)IInput Device presence detect. (See “DRVPWRVLD” on

page 13). Configurable logical polarity is controlled by

EEPROM address 0x08. This pin must be pulled HIGH

if functionality is not utilized.

Alternate function. Input when the EEPROM configu-

ration byte 8 has bit 7 set to one. The input value is

reported through EP1IN (byte 0, bit 0).

71 37 44 CS0# O/Z[1] Driven HIGH

after 2 ms

delay

ATA chip select.

72 38 45 CS1# O/Z[1] Driven HIGH

after 2 ms

delay

ATA chip select.

73 39 46 DA2

(VBUS_PWR_VALID)O/Z[1] Driven HIGH

after 2 ms

delay

ATA address.

74 40 47 ARESET# O/Z[1] ATA reset.

75 41 48 GND GND Ground.

76 N/A N/A NC NC No connect.

77 42 49 RESET# IInput Chip reset (See “RESET#” on page 14).

78 43 50 VCC PWR VCC. Connect to 3.3V power source.

79 44 51 VBUS_ATA_ENABLE

(ATA_EN)IInput VBUS detection (See “VBUS_ATA_ENABLE” on

page 14).

80 45 52 DD8 IO[1] Hi-Z ATA data bit 8.

81 46 53 DD9 IO[1] Hi-Z ATA data bit 9.

82 47 54 DD10 IO[1] Hi-Z ATA data bit 10.

83 48 55 DD11 IO[1] Hi-Z ATA data bit 11.

84 N/A N/A GND Ground.

85 N/A N/A VCC PWR VCC. Connect to 3.3V power source.

87 N/A N/A NC NC No connect.

36[3]

13[3]

54[3]

N/A GPIO0

GPIO1

GPIO2

GPIO3

GPIO4

GPIO5

IO[3] General purpose IO pins (See “GPIO Pins” on

page 13). The GPIO pins must be tied to GND if

functionality is not used.

94 N/A N/A GND GND Ground.

95 49 56 DD12 IO[1] Hi-Z ATA data bit 12.

96 50 1DD13 IO[1] Hi-Z ATA data bit 13.

97 51 2DD14 IO[1] Hi-Z ATA data bit 14.

98 52 3DD15 IO[1] Hi-Z ATA data bit 15.

99 53 4 GND GND Ground.

Table 1. AT2LP Pin Descriptions

Note: (Italic pin names denote pin functionality during CY7C68300A compatibility mode) (continued)

100

TQFP 56

QFN 56

SSOP Pin Name Pin

Type DefaultState

at Startup Pin Description

[+] Feedback

Ce manuel convient aux modèles suivants

Table des matières

Autres manuels Cypress Semiconductor Matériel informatique

Cypress Semiconductor

Cypress Semiconductor Perform CY62167E MoBL Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1410JV18 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1019D Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY8CTMG200 Manuel

Cypress Semiconductor

Cypress Semiconductor CY7C1543V18 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C185 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1399B Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor FLEx36 CY7C0850AV Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor FLEx36 CYD01S36V Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1215H Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor NoBL CY7C1470BV33 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1422BV18 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor STK11C68 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1297H Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1018CV33 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY8CKIT-036 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1561V18 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1317CV18 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1381D Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY62147DV30 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1141V18 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1370D Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor Rambus XDR CY24271 Manuel utilisateur

Cypress Semiconductor

Cypress Semiconductor CY7C1516KV18 Manuel utilisateur

Manuels Matériel informatique populaires d'autres marques

EMC2

EMC2 VNX Series Manuel du propriétaire

Panasonic

Panasonic DV0PM20105 Manuel utilisateur

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 Manuel utilisateur

Gigabyte

Gigabyte B660M DS3H AX DDR4 Manuel utilisateur

Raidon

Raidon iT2300 Manuel utilisateur

National Instruments

National Instruments PXI-8186 Manuel utilisateur

Hauppauge

Hauppauge WinTV-HVR-2250 Manuel utilisateur

Kontron

Kontron CP6002 Manuel utilisateur

Manhattan

Manhattan 702843 Manuel utilisateur

Aphex

Aphex 230 Manuel utilisateur

AMD

AMD Phenom II Manuel d'exploitation

Intel

Intel NUC 12 Pro Manuel utilisateur

dbx

dbx Zone Pro 1260 Manuel utilisateur

Galaxy

Galaxy GHDX2-2430S-24F4D Manuel utilisateur

Intel

Intel AXXRMFBU4 Manuel utilisateur

Kontron

Kontron DIMM-PC/MD Manuel utilisateur

ST X-NUCLEO-SAFEA1B Mode d'emploi

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 Manuel utilisateur