Alinx ZYNQ7000 FPGA Manuel utilisateur

ZYNQ7000 FPGA

Development Board

AC7021BB

System on Module

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

2 / 57

Version Record

Version

Date

Release By

Description

Rev 1.0

2020-06-29

Rachel Zhou

First Release

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

3 / 57

Table of Contents

Version Record 2

Part 1: AC7021B Core Board Introduction 4

Part 2: ZYQN Chip 6

Part 3 DDR3 DRAM 8

Part 4 QSPI Flash 11

Part 5: eMMC Flash 12

Part 6: Clock configuration 14

Part 7: USB to serial port 16

Part 8: LED 17

Part 9: Reset button 19

Part 10: JTAGE Interface 20

Part 11: DIP switch configuration 21

Part 12: Power 21

Part 13 Structure diagram: 24

Part 14: Connector pin definition 24

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

4 / 30

Part 1: AC7021B Core Board Introduction

The AC7021B (core board model, the same below) core board is an FPGA

development board based on the Zynq chip XC7Z020-2CLG484I of the XILINX

ZYNQ7000 series. The ZYNQ chip's PS system integrates two ARM CortexTM-

A9 processors, AMBA® interconnects, internal memory, external memory

interfaces and peripherals. The ZYNQ FPGA chip contains a wide range of

programmable logic cells, DSP and internal RAM.

The core board uses two SK Hynix DDR3 chips (H5TQ4G63AFR-PBI),

each with a 4Gbit DDR capacity; two DDR chips form a 32-bit data bus width,

and the read and write data clock frequency between ZYNQ FPGA and DDR3

is up to 533Mhz; such a configuration can meet the system's high bandwidth

data processing needs

In order to connect to the carrier board, the four board-to-board connectors

of the core board extend the USB interface of the PS side, the Gigabit Ethernet

interface, the SD card interface and other remaining MIO ports. As well as

almost all IO ports (198) of BANK13, BANK33, BAN34 and BANK35 on the PL

side, the level of IO of BANK33 and BANK34 can be modified by replacing the

LDO chip on the core board to meet the requirements of users with different

level interfaces. For users who need a lot of IOs, this core board will be a good

choice. Moreover, the IOs connection part, the routing between the ZYNQ

FPGA chip and the interface is equal length and differential processing. The

core board size is only 2.36 inch* 2.36 inch, which is very suitable for

secondary development.

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

5 / 30

Figure 1-1: AC7021BCore board Front View

Figure 1-2:AC7021B core board rear view

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

6 / 30

Part 2: ZYQN Chip

The development board uses Xilinx's Zynq7000 series chip, model

XC7Z020-2CLG484I. The chip's PS system integrates two ARM CortexTM-A9

processors, AMBA® interconnects, internal memory, external memory

interfaces and peripherals. These peripherals mainly include USB bus interface,

Ethernet interface, SD/SDIO interface, I2C bus interface, CAN bus interface,

UART interface, GPIO, etc. The PS can operate independently and start up at

power up or reset. Figure 2-1 detailed the

Overall Block Diagram of the

ZYNQ7000 Chip.

Figure 2-1: Overall Block Diagram of the ZYNQ7000 Chip

The main parameters of the PS system part are as follows:

ARM dual-core CortexA9-based application processor, ARM-v7

architecture, up to 1GHz

32KB level 1 instruction and data cache per CPU, 512KB level 2 cache 2

CPU shares

On-chip boot ROM and 256KB on-chip RAM

External storage interface, support 16/32 bit DDR2, DDR3 interface

Two Gigabit NIC support: divergent-aggregate DMA, GMII, RGMII,

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

7 / 30

SGMII interface

Two USB2.0 OTG interfaces, each supporting up to 12 nodes

Two CAN2.0B bus interfaces

Two SD card, SDIO, MMC compatible controllers

2 SPIs, 2 UARTs, 2 I2C interfaces

4 groups of 32bit GPIO, 54 (32+22) as PS system IO, 64 connected to

High bandwidth connection within PS and PS to PL

The main parameters of the PL logic part are as follows:

LogicCells: 85K

Look-up-tables (LUTs):53,200

Flip-flops:106,400

18x25MACCs：220;



BlockRAM

：

4.9Mb

Two AD converters for on-chip voltage, temperature sensing and up

to 17 external differential input channels, 1MBPS

XC7Z020-2CLG484I chip speed grade is -2, industrial grade, package is

BGA484, pin pitch is 0.024 inch, the specific chip model definition of ZYNQ7000

series is shown in Figure 2-2

Figure 2-2: The Specific Chip Model Definition of ZYNQ7000 Series

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

8 / 30

Figure 2-3: TheXC7Z020 chip used on the Core Board

Part 3 DDR3 DRAM

The AC7021B core board is equipped with two SK Hynix DDR3 SDRAM

chips (1GB total), model H5TQ4G63AFR-PBI. The bus width of DDR3 SDRAM

is 32 bits in total. DDR3 SDRAM has a maximum operating speed of 533MHz

(data rate 1066Mbps). The DDR3 memory system is directly connected to the

memory interface of the BANK 502 of the ZYNQ Processing System (PS). The

specific configuration of DDR3 SDRAM is shown in Table 3-1

Table 3-1: DDR3 SDRAM Configuration

The hardware design of DDR3 requires strict consideration of signal

integrity. We have fully considered the matching resistor/terminal resistance,

trace impedance control, and trace length control in circuit design and PCB

design to ensure high-speed and stable operation of DDR3.

Bit Number

Chip Model

Capacity

Factory

U5,U6

H5TQ4G63AFR-PBI

256M x 16bit

SK Hynix

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

9 / 30

The hardware connection of DDR3 DRAM is shown in Figure 3-1:

Figure 3-1: The Schematic part of DDR3 DRAM

Figure 3-2: DDR3 DRAM on the Core Board

ZYNQ FPGA Development Board AC7021B User Manual

Amazon Store: https://www.amazon.com/alinx

10 / 30

DDR3 DRAM Pin Assignment

Signal Name

ZYNQ Pin Name

Pin Number

DDR3_DQS0_P

PS_DDR_DQS_P0_502

DDR3_DQS0_N

PS_DDR_DQS_N0_502

DDR3_DQS1_P

PS_DDR_DQS_P1_502

DDR3_DQS1_N

PS_DDR_DQS_N1_502

DDR3_DQS2_P

PS_DDR_DQS_P2_502

DDR3_DQS2_N

PS_DDR_DQS_N2_502

DDR3_DQS3_P

PS_DDR_DQS_P3_502

DDR3_DQS4_N

PS_DDR_DQS_N3_502

DDR3_D0

PS_DDR_DQ0_502

DDR3_D1

PS_DDR_DQ1_502

DDR3_D2

PS_DDR_DQ2_502

DDR3_D3

PS_DDR_DQ3_502

DDR3_D4

PS_DDR_DQ4_502

DDR3_D5

PS_DDR_DQ5_502

DDR3_D6

PS_DDR_DQ6_502

DDR3_D7

PS_DDR_DQ7_502

DDR3_D8

PS_DDR_DQ8_502

DDR3_D9

PS_DDR_DQ9_502

DDR3_D10

PS_DDR_DQ10_502

DDR3_D11

PS_DDR_DQ11_502

DDR3_D12

PS_DDR_DQ12_502

DDR3_D13

PS_DDR_DQ13_502

DDR3_D14

PS_DDR_DQ14_502

DDR3_D15

PS_DDR_DQ15_502

DDR3_D16

PS_DDR_DQ16_502

DDR3_D17

PS_DDR_DQ17_502

DDR3_D18

PS_DDR_DQ18_502

DDR3_D19

PS_DDR_DQ19_502

DDR3_D20

PS_DDR_DQ20_502

DDR3_D21

PS_DDR_DQ21_502

DDR3_D22

PS_DDR_DQ22_502

DDR3_D23

PS_DDR_DQ23_502

DDR3_D24

PS_DDR_DQ24_502

AA3

DDR3_D25

PS_DDR_DQ25_502

DDR3_D26

PS_DDR_DQ26_502

AA1

DDR3_D27

PS_DDR_DQ27_502

DDR3_D28

PS_DDR_DQ28_502

DDR3_D29

PS_DDR_DQ29_502

DDR3_D30

PS_DDR_DQ30_502

DDR3_D31

PS_DDR_DQ31_502

DDR3_DM0

PS_DDR_DM0_502

DDR3_DM1

PS_DDR_DM1_502

DDR3_DM2

PS_DDR_DM2_502

DDR3_DM3

PS_DDR_DM3_502

AA2

DDR3_A0

PS_DDR_A0_502

DDR3_A1

PS_DDR_A1_502

DDR3_A2

PS_DDR_A2_502

DDR3_A3

PS_DDR_A3_502

DDR3_A4

PS_DDR_A4_502

DDR3_A5

PS_DDR_A5_502

DDR3_A6

PS_DDR_A6_502

DDR3_A7

PS_DDR_A7_502

DDR3_A8

PS_DDR_A8_502

Autres manuels pour ZYNQ7000 FPGA

Ce manuel convient aux modèles suivants

Table des matières

Autres manuels Alinx Carte mère

Alinx

Alinx AX516 Manuel utilisateur

Alinx

Alinx AV4040 Manuel utilisateur

Alinx

Alinx ZYNQ7000 FPGA Manuel utilisateur

Alinx

Alinx KINTEX UltraScale FPGA AXKU042 Manuel utilisateur

Alinx

Alinx ARTIX-7 FPGA Manuel utilisateur

Alinx

Alinx ARTIX-7 FPGA Manuel utilisateur

Alinx

Alinx AXU2CGB-E Manuel utilisateur

Alinx

Alinx ZYNQ7000 FPGA Manuel utilisateur

Alinx

Alinx ZYNQ UltraScale+ AXU9EGB Manuel utilisateur

Alinx

Alinx Cyclone IV FPGA Manuel utilisateur

Alinx

Alinx Zynq UltraScale+MPSoC Manuel utilisateur

Alinx

Alinx AC7021 Manuel utilisateur

Alinx

Alinx ZYNQ7000 FPGA Manuel utilisateur

Alinx

Alinx KINTEX-7 FPGA Manuel utilisateur

Alinx

Alinx ZYNQ UltraScale+ Manuel utilisateur

Alinx

Alinx AC7010C Manuel utilisateur

Alinx

Alinx AV4075 Manuel utilisateur

Alinx

Alinx ACU3EG Manuel utilisateur

Alinx

Alinx AX7021 Manuel utilisateur

Alinx

Alinx AC7015 Manuel utilisateur

Alinx

Alinx AXKU040 Manuel utilisateur

Alinx

Alinx AX7050 Manuel utilisateur

Alinx

Alinx ACU15EG Manuel utilisateur

Alinx

Alinx ARTIX-7FPGA Manuel utilisateur

Manuels Carte mère populaires d'autres marques

DFI

DFI SD170 Manuel utilisateur

ASROCK

ASROCK ROMED8-2T Manuel utilisateur

Asus

Asus P2L97A Manuel utilisateur

Winmate

Winmate IC70 Manuel utilisateur

Asus

Asus MES-B Manuel utilisateur

Grantech

Grantech SYS8F377VGGA-3OMN Manuel utilisateur

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR Manuel utilisateur

Gigabyte

Gigabyte GA-9IVDT Manuel utilisateur

Texas Instruments

Texas Instruments ADS8372EVM Manuel utilisateur

Commell

Commell MS-C73 Manuel utilisateur

IBT Technologies

IBT Technologies MB860 Manuel utilisateur

Nvidia

Nvidia TEGRA DG-04927-001_V01 Manuel utilisateur

Biostar

Biostar M7VIT Bravo Instructions d'utilisation et d'installation

Intel

Intel D33217CK Manuel utilisateur

Asus

Asus F1A55-M LX PLUS R2.0 Manuel utilisateur

EPC

EPC EPC9147C Manuel utilisateur

Asus

Asus EX-B760M-V5 D4 Manuel utilisateur

EPOX

EPOX MU-8KHA0010 Manuel utilisateur