Freescale Semiconductor MCF5480 Manuel utilisateur

MCF548x Reference Manual

Devices Supported:

MCF5485 MCF5482

MCF5484 MCF5481

MCF5483 MCF5480

Document Number: MCF5485RM

Rev. 3

01/2006

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

suppor[email protected]

USA/Europe or Locations Not Listed:

Freescale Semiconductor

Technical Information Center, CH370

1300 N. Alma School Road

Chandler, Arizona 85224

+1-800-521-6274 or +1-480-768-2130

suppor[email protected]

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

suppor[email protected]

Japan:

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku,

Tokyo 153-0064, Japan

0120 191014 or +81 3 5437 9125

suppor[email protected]

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.

Technical Information Center

2 Dai King Street

Tai Po Industrial Estate

Tai Po, N.T., Hong Kong

+800 26668334

suppor[email protected]

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217

1-800-441-2447 or 303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and

software implementers to use Freescale Semiconductor products. There are

no express or implied copyright licenses granted hereunder to design or

fabricate any integrated circuits or integrated circuits based on the

information in this document.

Freescale Semiconductor reserves the right to make changes without further

notice to any products herein. Freescale Semiconductor makes no warranty,

representation or guarantee regarding the suitability of its products for any

particular purpose, nor does Freescale Semiconductor assume any liability

arising out of the application or use of any product or circuit, and specifically

disclaims any and all liability, including without limitation consequential or

incidental damages. “Typical” parameters that may be provided in Freescale

Semiconductor data sheets and/or specifications can and do vary in different

applications and actual performance may vary over time. All operating

parameters, including “Typicals”, must be validated for each customer

application by customer’s technical experts. Freescale Semiconductor does

not convey any license under its patent rights nor the rights of others.

Freescale Semiconductor products are not designed, intended, or authorized

for use as components in systems intended for surgical implant into the body,

or other applications intended to support or sustain life, or for any other

application in which the failure of the Freescale Semiconductor product could

create a situation where personal injury or death may occur. Should Buyer

purchase or use Freescale Semiconductor products for any such unintended

or unauthorized application, Buyer shall indemnify and hold Freescale

Semiconductor and its officers, employees, subsidiaries, affiliates, and

distributors harmless against all claims, costs, damages, and expenses, and

reasonable attorney fees arising out of, directly or indirectly, any claim of

personal injury or death associated with such unintended or unauthorized

use, even if such claim alleges that Freescale Semiconductor was negligent

regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale

Semiconductor, Inc. All other product or service names are the property of their

respective owners.

MCF5485RM

Rev. 3

01/2006

Overview

Signal Descriptions

ColdFire Core

Enhanced Multiply-Accumulate Unit (EMAC)

Memory Management Unit (MMU)

Floating-Point Unit (FPU)

Debug Support

System Integration Unit (SIU)

Local Memory

Edge Port Module (EPORT)

Index

Interrupt Controller (INTC)

General Purpose I/O (GPIO)

PCI Bus Arbiter (PCIARB)

General Purpose Timers (GPT)

Slice Timers (SLT)

Internal Clocks and Bus Architecture 10

PCI Bus Controller (PCI) 19

FlexBus

SDRAM Controller (SDRAMC)

System SRAM 16

Integrated Secuity Engine (SEC)

FlexCAN

IEEE 1149.1 Test Access Port (JTAG)

DMA Serial Peripheral Interface (DSPI)

I2C interface 27

Comm Timer Module (CTM)

Programmable Serial Controller (PSC)

Multichannel DMA (MCD) 24

Mechanical Data

USB 2.0 Device Controller

Fast Ethernet Controller (FEC)

IND

Overview

Signal Descriptions

ColdFire Core

Enhanced Multiply-Accumulate Unit (EMAC)

Memory Management Unit (MMU)

Floating-Point Unit (FPU)

Debug Support

System Integration Unit (SIU)

Local Memory

Edge Port Module (EPORT)

Index

Interrupt Controller (INTC)

General Purpose I/O (GPIO)

PCI Bus Arbiter (PCIARB)

General Purpose Timers (GPT)

Slice Timers (SLT)

Internal Clocks and Bus Architecture

PCI Bus Controller (PCI)

FlexBus

SDRAM Controller (SDRAMC)

System SRAM

Integrated Secuity Engine (SEC)

FlexCAN

IEEE 1149.1 Test Access Port (JTAG)

DMA Serial Peripheral Interface (DSPI)

I2C interface

Comm Timer Module (CTM)

Programmable Serial Controller (PSC)

Multichannel DMA (MCD)

Mechanical Data

USB 2.0 Device Controller

Fast Ethernet Controller (FEC)

IND

MCF548x Reference Manual, Rev. 3

Freescale Semiconductor v

Contents

Paragraph

Number Title Page

Number

Chapter 1

Overview

1.1 MCF548x Family Overview ........................................................................................... 1-1

1.2 MCF548x Block Diagram .............................................................................................. 1-2

1.3 MCF548x Family Products ............................................................................................. 1-3

1.4 MCF548x Family Features ............................................................................................. 1-3

1.4.1 ColdFire V4e Core Overview ..................................................................................... 1-5

1.4.2 Debug Module (BDM) ................................................................................................ 1-6

1.4.3 JTAG ........................................................................................................................... 1-6

1.4.4 On-Chip Memories ..................................................................................................... 1-7

1.4.4.1 Caches ..................................................................................................................... 1-7

1.4.4.2 System SRAM ........................................................................................................ 1-7

1.4.5 PLL and Chip Clocking Options ................................................................................ 1-7

1.4.6 Communications I/O Subsystem ................................................................................ 1-8

1.4.6.1 DMA Controller ...................................................................................................... 1-8

1.4.6.2 10/100 Fast Ethernet Controller (FEC) ................................................................... 1-8

1.4.6.3 USB 2.0 Device (Universal Serial Bus) ................................................................. 1-8

1.4.6.4 Programmable Serial Controllers (PSCs) ............................................................... 1-9

1.4.6.5 I2C (Inter-Integrated Circuit) ................................................................................. 1-9

1.4.6.6 DMA Serial Peripheral Interface (DSPI) ................................................................ 1-9

1.4.6.7 Controller Area Network (CAN) .......................................................................... 1-10

1.4.7 DDR SDRAM Memory Controller ........................................................................... 1-10

1.4.8 Peripheral Component Interconnect (PCI) ............................................................... 1-10

1.4.9 Flexible Local Bus (FlexBus) ................................................................................... 1-10

1.4.10 Security Encryption Controller (SEC) ...................................................................... 1-11

1.4.11 System Integration Unit (SIU) .................................................................................. 1-11

1.4.11.1 Timers ................................................................................................................... 1-11

1.4.11.2 Interrupt Controller ............................................................................................... 1-12

1.4.11.3 General Purpose I/O ............................................................................................. 1-12

Chapter 2

Signal Descriptions

2.1 Introduction ..................................................................................................................... 2-1

2.1.1 Block Diagram ............................................................................................................ 2-1

2.2 MCF548x External Signals ........................................................................................... 2-16

2.2.1 FlexBus Signals ........................................................................................................ 2-16

2.2.1.1 Address/Data Bus (AD[31:0]) .............................................................................. 2-16

2.2.1.2 Chip Select (FBCS[5:0]) ....................................................................................... 2-17

2.2.1.3 Address Latch Enable (ALE) ................................................................................ 2-17

MCF548x Reference Manual, Rev. 3

vi Freescale Semiconductor

Contents

Paragraph

Number Title Page

Number

2.2.1.4 Read/Write (R/W) ................................................................................................. 2-17

2.2.1.5 Transfer Burst (TBST) .......................................................................................... 2-17

2.2.1.6 Transfer Size (TSIZ[1:0]) ..................................................................................... 2-17

2.2.1.7 Byte Selects (BE/BWE[3:0]) ................................................................................ 2-18

2.2.1.8 Output Enable (OE) .............................................................................................. 2-18

2.2.1.9 Transfer Acknowledge (TA) ................................................................................. 2-18

2.2.2 SDRAM Controller Signals ...................................................................................... 2-18

2.2.2.1 SDRAM Data Bus (SDDATA[31:0]) ................................................................... 2-18

2.2.2.2 SDRAM Address Bus (SDADDR[12:0]) ............................................................. 2-18

2.2.2.3 SDRAM Bank Addresses (SDBA[1:0]) ............................................................... 2-19

2.2.2.4 SDRAM Row Address Strobe (RAS) ................................................................... 2-19

2.2.2.5 SDRAM Column Address Strobe (CAS) ............................................................. 2-19

2.2.2.6 SDRAM Chip Selects (SDCS[3:0]) ...................................................................... 2-19

2.2.2.7 SDRAM Write Data Byte Mask (SDDM[3:0]) .................................................... 2-19

2.2.2.8 SDRAM Data Strobe (SDDQS[3:0]) .................................................................... 2-19

2.2.2.9 SDRAM Clock (SDCLK[1:0]) ............................................................................. 2-19

2.2.2.10 Inverted SDRAM Clock (SDCLK[1:0]) ............................................................... 2-19

2.2.2.11 SDRAM Write Enable (SDWE) ........................................................................... 2-19

2.2.2.12 SDRAM Clock Enable (SDCKE) ......................................................................... 2-19

2.2.2.13 SDR SDRAM Data Strobe (SDRDQS) ................................................................ 2-19

2.2.2.14 SDRAM Reference Voltage (VREF) ................................................................... 2-20

2.2.3 PCI Controller Signals .............................................................................................. 2-20

2.2.3.1 PCI Address/Data Bus (PCIAD[31:0]) ................................................................. 2-20

2.2.3.2 Command/Byte Enables (PCICXBE[3:0]) ........................................................... 2-20

2.2.3.3 Device Select (PCIDEVSEL) ............................................................................... 2-20

2.2.3.4 Frame (PCIFRM) .................................................................................................. 2-20

2.2.3.5 Initialization Device Select (PCIIDSEL) .............................................................. 2-20

2.2.3.6 Initiator Ready (PCIIRDY) ................................................................................... 2-20

2.2.3.7 Parity (PCIPAR) ................................................................................................... 2-20

2.2.3.8 Parity Error (PCIPERR) ....................................................................................... 2-20

2.2.3.9 Reset (PCIRESET) ............................................................................................... 2-21

2.2.3.10 System Error (PCISERR) ..................................................................................... 2-21

2.2.3.11 Stop (PCISTOP) ................................................................................................... 2-21

2.2.3.12 Target Ready (PCITRDY) .................................................................................... 2-21

2.2.3.13 External Bus Grant (PCIBG[4:1]) ........................................................................ 2-21

2.2.3.14 External Bus Grant/Request Output (PCIBG0/PCIREQOUT) ............................ 2-21

2.2.3.15 External Bus Request (PCIBR[4:0]) ..................................................................... 2-21

2.2.3.16 External Request/Grant Input (PCIBR0/PCIGNTIN) .......................................... 2-21

2.2.4 Interrupt Control Signals .......................................................................................... 2-21

2.2.4.1 Interrupt Request (IRQ[7:1]) ................................................................................ 2-21

2.2.5 Clock and Reset Signals ........................................................................................... 2-22

MCF548x Reference Manual, Rev. 3

Freescale Semiconductor vii

Contents

Paragraph

Number Title Page

Number

2.2.5.1 Reset In (RSTI) ..................................................................................................... 2-22

2.2.5.2 Reset Out (RSTO) ................................................................................................. 2-22

2.2.5.3 Clock In (CLKIN) ................................................................................................. 2-22

2.2.6 Reset Configuration Pins .......................................................................................... 2-22

2.2.6.1 AD[12:8]—CLKIN to SDCLK Ratio (CLKCONFIG[4:0]) ................................ 2-22

2.2.6.2 AD5—FlexBus Size Configuration (FBSIZE) ..................................................... 2-23

2.2.6.3 AD4—32-bit FlexBus Configuration (FBMODE) ............................................... 2-23

2.2.6.4 AD3—Byte Enable Configuration (BECONFIG) ................................................ 2-23

2.2.6.5 AD2—Auto Acknowledge Configuration (AACONFIG) .................................... 2-24

2.2.6.6 AD[1:0]—Port Size Configuration (PSCONFIG) ................................................ 2-24

2.2.7 Ethernet Module Signals ........................................................................................... 2-24

2.2.7.1 Management Data (E0MDIO, E1MDIO) ............................................................. 2-24

2.2.7.2 Management Data Clock (E0MDC, E1MDC) ...................................................... 2-25

2.2.7.3 Transmit Clock (E0TXCLK, E1TXCLK) ............................................................ 2-25

2.2.7.4 Transmit Enable (E0TXEN, E1TXEN) ................................................................ 2-25

2.2.7.5 Transmit Data 0 (E0TXD0, E1TXD0) ................................................................. 2-25

2.2.7.6 Collision (E0COL, E1COL) ................................................................................. 2-25

2.2.7.7 Receive Clock (E0RXCLK, E1RXCLK) ............................................................. 2-25

2.2.7.8 Receive Data Valid (E0RXDV, E1RXDV) .......................................................... 2-25

2.2.7.9 Receive Data 0 (E0RXD0, E1RXD0) .................................................................. 2-25

2.2.7.10 Carrier Receive Sense (E0CRS, E1CRS) ............................................................. 2-25

2.2.7.11 Transmit Data 1–3 (E0TXD[3:1], E1TXD[3:1]) .................................................. 2-25

2.2.7.12 Transmit Error (E0TXER, E1TXER) ................................................................... 2-26

2.2.7.13 Receive Data 1–3 (E0RXD[3:1], E1RXD[3:1]) ................................................... 2-26

2.2.7.14 Receive Error (E0RXER, E1RXER) .................................................................... 2-26

2.2.8 Universal Serial Bus (USB) ...................................................................................... 2-26

2.2.8.1 USB Differential Data (USBD+, USBD–) ........................................................... 2-26

2.2.8.2 USBVBUS ............................................................................................................ 2-26

2.2.8.3 USBRBIAS ........................................................................................................... 2-26

2.2.8.4 USBCLKIN .......................................................................................................... 2-26

2.2.8.5 USBCLKOUT ...................................................................................................... 2-26

2.2.9 DMA Serial Peripheral Interface (DSPI) Signals ..................................................... 2-26

2.2.9.1 DSPI Synchronous Serial Data Output (DSPISOUT) .......................................... 2-26

2.2.9.2 DSPI Synchronous Serial Data Input (DSPISIN) ................................................. 2-27

2.2.9.3 DSPI Serial Clock (DSPISCK) ............................................................................. 2-27

2.2.9.4 DSPI Peripheral Chip Select/Slave Select (DSPICS0/SS) ................................... 2-27

2.2.9.5 DSPI Chip Selects (DSPICS[2:3]) ........................................................................ 2-27

2.2.9.6 DSPI Peripheral Chip Select 5/Peripheral Chip Select Strobe (DSPICS5/PCSS) 2-27

2.2.10 FlexCAN Signals ...................................................................................................... 2-27

2.2.10.1 FlexCAN Transmit (CANTX0, CANTX1) .......................................................... 2-27

2.2.10.2 FlexCAN Receive (CANRX0, CANRX1) ........................................................... 2-27

MCF548x Reference Manual, Rev. 3

viii Freescale Semiconductor

Contents

Paragraph

Number Title Page

Number

2.2.11 I2C I/O Signals .......................................................................................................... 2-27

2.2.11.1 Serial Clock (SCL) ............................................................................................... 2-28

2.2.11.2 Serial Data (SDA) ................................................................................................. 2-28

2.2.12 PSC Module Signals ................................................................................................. 2-28

2.2.12.1 Transmit Serial Data Output (PSC0TXD, PSC1TXD, PSC2TXD, PSC3TXD) .. 2-28

2.2.12.2 Receive Serial Data Input (PSC0RXD, PSC1RXD, PSC2RXD, PSC3RXD) ..... 2-28

2.2.12.3 Clear-to-Send (PSCnCTS/PSCBCLK) ................................................................. 2-28

2.2.12.4 Request-to-Send (PSCnRTS/PSCFSYNC) ........................................................... 2-28

2.2.13 DMA Controller Module Signals ............................................................................. 2-28

2.2.13.1 DMA Request (DREQ[1:0]) ................................................................................. 2-28

2.2.13.2 DMA Acknowledge (DACK[1:0]) ....................................................................... 2-28

2.2.14 Timer Module Signals .............................................................................................. 2-29

2.2.14.1 Timer Inputs (TIN[3:0]) ....................................................................................... 2-29

2.2.14.2 Timer Outputs (TOUT[3:0]) ................................................................................. 2-29

2.2.15 Debug Support Signals ............................................................................................. 2-29

2.2.15.1 Processor Clock Output (PSTCLK) ...................................................................... 2-29

2.2.15.2 Processor Status Debug Data (PSTDDATA[7:0]) ............................................... 2-29

2.2.15.3 Development Serial Clock/Test Reset (DSCLK/TRST) ...................................... 2-29

2.2.15.4 Breakpoint/Test Mode Select (BKPT/TMS) ........................................................ 2-30

2.2.15.5 Development Serial Input/Test Data Input (DSI/TDI) ......................................... 2-30

2.2.15.6 Development Serial Output/Test Data Output (DSO/TDO) ................................. 2-30

2.2.15.7 Test Clock (TCK) ................................................................................................. 2-30

2.2.16 Test Signals ............................................................................................................... 2-30

2.2.16.1 Test Mode (MTMOD[3:0]) .................................................................................. 2-30

2.2.17 Power and Reference Pins ........................................................................................ 2-31

2.2.17.1 Positive Pad Supply (EVDD) ............................................................................... 2-31

2.2.17.2 Positive Core Supply (IVDD) ............................................................................... 2-31

2.2.17.3 Ground (VSS) ....................................................................................................... 2-31

2.2.17.4 USB Power (USBVDD) ....................................................................................... 2-31

2.2.17.5 USB Oscillator Power (USB_OSCVDD) ............................................................. 2-31

2.2.17.6 USB PHY Power (USB_PHYVDD) .................................................................... 2-31

2.2.17.7 USB Oscillator Analog Power (USB_OSCAVDD) ............................................. 2-31

2.2.17.8 USB PLL Analog Power (USB_PLLVDD) ......................................................... 2-31

2.2.17.9 SDRAM Memory Supply (SDVDD) .................................................................... 2-31

2.2.17.10 PLL Analog Power (PLLVDD) ............................................................................ 2-31

2.2.17.11 PLL Analog Ground (PLLVSS) ........................................................................... 2-31

MCF548x Reference Manual, Rev. 3

Freescale Semiconductor ix

Contents

Paragraph

Number Title Page

Number

Chapter 3

ColdFire Core

3.1 Core Overview ................................................................................................................ 3-1

3.2 Features ........................................................................................................................... 3-1

3.2.1 Enhanced Pipelines ..................................................................................................... 3-2

3.2.1.1 Instruction Fetch Pipeline (IFP) .............................................................................. 3-3

3.2.1.2 Operand Execution Pipeline (OEP) ........................................................................ 3-4

3.2.1.3 Harvard Memory Architecture ............................................................................... 3-6

3.2.2 Debug Module Enhancements .................................................................................... 3-6

3.3 Programming Model ....................................................................................................... 3-7

3.3.1 User Programming Model .......................................................................................... 3-9

3.3.1.1 Data Registers (D0–D7) ......................................................................................... 3-9

3.3.1.2 Address Registers (A0–A6) .................................................................................... 3-9

3.3.2 User Stack Pointer (A7) ............................................................................................. 3-9

3.3.2.1 Program Counter (PC) ............................................................................................ 3-9

3.3.2.2 Condition Code Register (CCR) ............................................................................. 3-9

3.3.3 EMAC Programming Model .................................................................................... 3-10

3.3.4 FPU Programming Model ......................................................................................... 3-10

3.3.5 Supervisor Programming Model ............................................................................... 3-11

3.3.5.1 Status Register (SR) .............................................................................................. 3-12

3.3.5.2 Vector Base Register (VBR) ................................................................................ 3-12

3.3.5.3 Cache Control Register (CACR) .......................................................................... 3-13

3.3.5.4 Access Control Registers (ACR0–ACR3) ............................................................ 3-13

3.3.5.5 RAM Base Address Registers (RAMBAR0 and RAMBAR1) ............................ 3-13

3.3.5.6 Module Base Address Register (MBAR) ............................................................. 3-13

3.3.6 Programming Model Table ....................................................................................... 3-13

3.4 Data Format Summary .................................................................................................. 3-15

3.4.1 Data Organization in Registers ................................................................................. 3-15

3.4.1.1 Integer Data Format Organization in Registers .................................................... 3-15

3.4.1.2 Integer Data Format Organization in Memory ..................................................... 3-16

3.4.2 EMAC Data Representation ..................................................................................... 3-17

3.4.2.1 Floating-Point Data Formats and Types ............................................................... 3-17

3.5 Addressing Mode Summary ......................................................................................... 3-18

3.6 Instruction Set Summary .............................................................................................. 3-19

3.6.1 Additions to the Instruction Set Architecture ........................................................... 3-19

3.6.2 Instruction Set Summary .......................................................................................... 3-22

3.7 Instruction Execution Timing ....................................................................................... 3-27

3.7.1 MOVE Instruction Execution Timing ...................................................................... 3-28

3.7.2 One-Operand Instruction Execution Timing ............................................................ 3-30

3.7.3 Two-Operand Instruction Execution Timing ............................................................ 3-31

MCF548x Reference Manual, Rev. 3

xFreescale Semiconductor

Contents

Paragraph

Number Title Page

Number

3.7.4 Miscellaneous Instruction Execution Timing ........................................................... 3-32

3.7.5 Branch Instruction Execution Timing ....................................................................... 3-33

3.7.6 EMAC Instruction Execution Times ........................................................................ 3-34

3.7.7 FPU Instruction Execution Times ............................................................................. 3-35

3.8 Exception Processing Overview ................................................................................... 3-36

3.8.1 Exception Stack Frame Definition ............................................................................ 3-38

3.8.2 Processor Exceptions ................................................................................................ 3-39

3.9 Precise Faults ................................................................................................................ 3-42

Chapter 4

Enhanced Multiply-Accumulate Unit (EMAC)

4.1 Introduction ..................................................................................................................... 4-1

4.1.1 MAC Overview ........................................................................................................... 4-2

4.1.2 General Operation ....................................................................................................... 4-2

4.2 Memory Map/Register Definition .................................................................................. 4-5

4.2.1 MAC Status Register (MACSR) ................................................................................. 4-5

4.2.1.1 Fractional Operation Mode ..................................................................................... 4-8

4.2.2 Mask Register (MASK) ............................................................................................ 4-10

4.3 EMAC Instruction Set Summary .................................................................................. 4-11

4.3.1 EMAC Instruction Execution Timing ....................................................................... 4-11

4.3.2 Data Representation .................................................................................................. 4-12

4.3.3 EMAC Opcodes ........................................................................................................ 4-13

Chapter 5

Memory Management Unit (MMU)

5.1 Features ........................................................................................................................... 5-1

5.2 Virtual Memory Management Architecture ................................................................... 5-1

5.2.1 MMU Architecture Features ....................................................................................... 5-1

5.2.2 MMU Architecture Location ...................................................................................... 5-2

5.2.3 MMU Architecture Implementation ........................................................................... 5-3

5.2.3.1 Precise Faults ..........................................................................................................5-4

5.2.3.2 MMU Access .......................................................................................................... 5-4

5.2.3.3 Virtual Mode ........................................................................................................... 5-4

5.2.3.4 Virtual Memory References ................................................................................... 5-4

5.2.3.5 Instruction and Data Cache Addresses ................................................................... 5-4

5.2.3.6 Supervisor/User Stack Pointers .............................................................................. 5-5

5.2.3.7 Access Error Stack Frame ...................................................................................... 5-5

5.2.3.8 Expanded Control Register Space .......................................................................... 5-5

Ce manuel convient aux modèles suivants

Table des matières

Autres manuels Freescale Semiconductor Matériel informatique

Freescale Semiconductor

Freescale Semiconductor TWR-MPC8309 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor 802.15.4/Zigbee Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor PowerQUICC III MPC8555E Mode d’emploi

Freescale Semiconductor

Freescale Semiconductor metrowerks CodeWarrior Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor FRDM-STBC-SA9500 Guide de référence

Freescale Semiconductor

Freescale Semiconductor MC68HC908MR16 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor i.MX53 SABRE Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor PowerQUICC III Instructions d'installation et d'utilisation

Freescale Semiconductor

Freescale Semiconductor i.MX35 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MC68HC08KH12 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor KW2xDxxx Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor TWR-K20D50M Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor Target Interface MMDS0508 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MSC8144E Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor Motorola MMDS0508 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor NXP 56F8014 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MED-EKG Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MCS08QG8 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MCF52277 Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MPC8349EA PowerQUICC II Pro Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MPC8272ADS Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MSC8144ADS Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor Demonstration Board DEMO9S08AC60E Manuel utilisateur

Freescale Semiconductor

Freescale Semiconductor MPC8349EA MDS Manuel utilisateur

Manuels Matériel informatique populaires d'autres marques

EMC2

EMC2 VNX Series Manuel du propriétaire

Panasonic

Panasonic DV0PM20105 Manuel utilisateur

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 Manuel utilisateur

Gigabyte

Gigabyte B660M DS3H AX DDR4 Manuel utilisateur

Raidon

Raidon iT2300 Manuel utilisateur

National Instruments

National Instruments PXI-8186 Manuel utilisateur

Hauppauge

Hauppauge WinTV-HVR-2250 Manuel utilisateur

Kontron

Kontron CP6002 Manuel utilisateur

Manhattan

Manhattan 702843 Manuel utilisateur

Aphex

Aphex 230 Manuel utilisateur

AMD

AMD Phenom II Manuel d'exploitation

Intel

Intel NUC 12 Pro Manuel utilisateur

dbx

dbx Zone Pro 1260 Manuel utilisateur

Galaxy

Galaxy GHDX2-2430S-24F4D Manuel utilisateur

Intel

Intel AXXRMFBU4 Manuel utilisateur

Kontron

Kontron DIMM-PC/MD Manuel utilisateur

ST X-NUCLEO-SAFEA1B Mode d'emploi

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 Manuel utilisateur