Texas Instruments TMS320C642x DSP Manuel utilisateur

TMS320C642x DSPDDR2 Memory Controller

User's Guide

Literature Number: SPRUEM4A

November 2007

2 SPRUEM4A – November 2007Submit Documentation Feedback

Contents

Preface ............................................................................................................................... 61 Introduction ................................................................................................................ 71.1 Purpose of the Peripheral ....................................................................................... 71.2 Features ........................................................................................................... 71.3 Functional Block Diagram ....................................................................................... 81.4 Supported Use Case Statement ............................................................................... 81.5 Industry Standard(s) Compliance Statement ................................................................. 82 Peripheral Architecture ................................................................................................ 92.1 Clock Control ..................................................................................................... 92.2 Memory Map .................................................................................................... 102.3 Signal Descriptions ............................................................................................. 112.4 Protocol Description(s) ......................................................................................... 122.5 Memory Width and Byte Alignment .......................................................................... 202.6 Endianness Support ............................................................................................ 212.7 Address Mapping ............................................................................................... 222.8 DDR2 Memory Controller Interface .......................................................................... 262.9 Refresh Scheduling ............................................................................................ 292.10 Self-Refresh Mode.............................................................................................. 292.11 Reset Considerations .......................................................................................... 302.12 VTP IO Buffer Calibration ..................................................................................... 312.13 Auto-Initialization Sequence ................................................................................... 312.14 Interrupt Support ................................................................................................ 342.15 DMA Event Support ............................................................................................ 342.16 Power Management ............................................................................................ 342.17 Emulation Considerations ..................................................................................... 353 Supported Use Cases ................................................................................................ 363.1 Connecting the DDR2 Memory Controller to DDR2 Memory ............................................. 363.2 Configuring Memory-Mapped Registers to Meet DDR2-400 Specification ............................. 364 DDR2 Memory Controller Registers ............................................................................. 414.1 SDRAM Status Register (SDRSTAT) ........................................................................ 424.2 SDRAM Bank Configuration Register (SDBCR) ............................................................ 434.3 SDRAM Refresh Control Register (SDRCR)................................................................ 454.4 SDRAM Timing Register (SDTIMR) .......................................................................... 464.5 SDRAM Timing Register 2 (SDTIMR2) ...................................................................... 474.6 Peripheral Bus Burst Priority Register (PBBPR) ........................................................... 484.7 Interrupt Raw Register (IRR) .................................................................................. 494.8 Interrupt Masked Register (IMR) ............................................................................. 504.9 Interrupt Mask Set Register (IMSR) .......................................................................... 514.10 Interrupt Mask Clear Register (IMCR) ....................................................................... 524.11 DDR PHY Control Register (DDRPHYCR) .................................................................. 534.12 VTP IO Control Register (VTPIOCR) ........................................................................ 544.13 DDR VTP Register (DDRVTPR) .............................................................................. 554.14 DDR VTP Enable Register (DDRVTPER) ................................................................... 55Appendix A Revision History ............................................................................................. 56

SPRUEM4A – November 2007 Table of Contents 3Submit Documentation Feedback

List of Figures

1 Data Paths to DDR2 Memory Controller .................................................................................. 82 DDR2 Memory Controller Clock Block Diagram ......................................................................... 93 DDR2 Memory Controller Signals ........................................................................................ 114 Refresh Command ......................................................................................................... 135 DCAB Command ........................................................................................................... 146 DEAC Command ........................................................................................................... 157 ACTV Command ........................................................................................................... 168 DDR2 READ Command ................................................................................................... 179 DDR2 WRT Command .................................................................................................... 1810 DDR2 MRS and EMRS Command ...................................................................................... 1911 Byte Alignment (Little-Endian Mode) .................................................................................... 2012 Logical Address-to-DDR2 SDRAM Address Map ...................................................................... 2413 DDR2 SDRAM Column, Row, and Bank Access ...................................................................... 2514 DDR2 Memory Controller FIFO Block Diagram ........................................................................ 2615 DDR2 Memory Controller Reset Block Diagram ....................................................................... 3016 DDR2 Memory Controller Power Sleep Controller Diagram .......................................................... 3417 Connecting DDR2 Memory Controller for 32-Bit Connection ......................................................... 3718 Connecting DDR2 Memory Controller for 16-Bit Connection ......................................................... 3719 SDRAM Status Register (SDRSTAT).................................................................................... 4220 SDRAM Bank Configuration Register (SDBCR) ....................................................................... 4321 SDRAM Refresh Control Register (SDRCR) ........................................................................... 4522 SDRAM Timing Register (SDTIMR) ..................................................................................... 4623 SDRAM Timing Register 2 (SDTIMR2).................................................................................. 4724 Peripheral Bus Burst Priority Register (PBBPR) ....................................................................... 4825 Interrupt Raw Register (IRR) ............................................................................................. 4926 Interrupt Masked Register (IMR) ......................................................................................... 5027 Interrupt Mask Set Register (IMSR) ..................................................................................... 5128 Interrupt Mask Clear Register (IMCR) ................................................................................... 5229 DDR PHY Control Register (DDRPHYCR) ............................................................................. 5330 VTP IO Control Register (VTPIOCR) .................................................................................... 5431 DDR VTP Register (DDRVTPR) ......................................................................................... 5532 DDR VTP Enable Register (DDRVTPER) .............................................................................. 55

4List of Figures SPRUEM4A – November 2007Submit Documentation Feedback

List of Tables

1 PLLC2 Configuration ....................................................................................................... 102 DDR2 Memory Controller Signal Descriptions ......................................................................... 113 DDR2 SDRAM Commands ............................................................................................... 124 Truth Table for DDR2 SDRAM Commands ............................................................................ 125 Addressable Memory Ranges ............................................................................................ 206 16-Bit External Memory ................................................................................................... 217 32-Bit External Memory ................................................................................................... 218 Bank Configuration Register Fields for Address Mapping ............................................................ 229 Logical Address-to-DDR2 SDRAM Address Map for 32-Bit SDRAM ............................................... 2310 Logical Address-to-DDR2 SDRAM Address Map for 16-bit SDRAM ................................................ 2311 DDR2 Memory Controller FIFO Description ............................................................................ 2612 Refresh Urgency Levels ................................................................................................... 2913 Reset Sources .............................................................................................................. 3014 DDR2 SDRAM Configuration by MRS Command ..................................................................... 3215 DDR2 SDRAM Configuration by EMRS(1) Command ................................................................ 3216 SDRAM Bank Configuration Register (SDBCR) Configuration ...................................................... 3817 DDR2 Memory Refresh Specification ................................................................................... 3818 SDRAM Refresh Control Register (SDRCR) Configuration .......................................................... 3819 SDRAM Timing Register (SDTIMR) Configuration .................................................................... 3920 SDRAM Timing Register 2 (SDTIMR2) Configuration ................................................................. 3921 DDR PHY Control Register (DDRPHYCR) Configuration ............................................................ 4022 DDR2 Memory Controller Registers Relative to Base Address 2000 0000h ....................................... 4123 DDR2 Memory Controller Registers Relative to Base Address 01C4 2000h ...................................... 4124 DDR2 Memory Controller Registers Relative to Base Address 01C4 0000h ...................................... 4125 SDRAM Status Register (SDRSTAT) Field Descriptions ............................................................. 4226 SDRAM Bank Configuration Register (SDBCR) Field Descriptions ................................................. 4327 SDRAM Refresh Control Register (SDRCR) Field Descriptions ..................................................... 4528 SDRAM Timing Register (SDTIMR) Field Descriptions ............................................................... 4629 SDRAM Timing Register 2 (SDTIMR2) Field Descriptions ........................................................... 4730 Peripheral Bus Burst Priority Register (PBBPR) Field Descriptions ................................................. 4831 Interrupt Raw Register (IRR) Field Descriptions ....................................................................... 4932 Interrupt Masked Register (IMR) Field Descriptions ................................................................... 5033 Interrupt Mask Set Register (IMSR) Field Descriptions ............................................................... 5134 Interrupt Mask Clear Register (IMCR) Field Descriptions ............................................................. 5235 DDR PHY Control Register (DDRPHYCR) Field Descriptions ....................................................... 5336 VTP IO Control Register (VTPIOCR) Field Descriptions .............................................................. 5437 DDR VTP Register (DDRVTPR) Field Descriptions ................................................................... 5538 DDR VTP Enable Register (DDRVTPER) Field Descriptions ........................................................ 55A-1 Document Revision History ............................................................................................... 56

SPRUEM4A – November 2007 List of Tables 5Submit Documentation Feedback

PrefaceSPRUEM4A – November 2007

Read This First

About This Manual

This document describes the DDR2 memory controller in the TMS320C642x Digital Signal Processor(DSP).

Notational Conventions

This document uses the following conventions.•Hexadecimal numbers are shown with the suffix h. For example, the following number is 40hexadecimal (decimal 64): 40h.•Registers in this document are shown in figures and described in tables.– Each register figure shows a rectangle divided into fields that represent the fields of the register.Each field is labeled with its bit name, its beginning and ending bit numbers above, and itsread/write properties below. A legend explains the notation used for the properties.– Reserved bits in a register figure designate a bit that is used for future device expansion.

Related Documentation From Texas InstrumentsThe following documents describe the TMS320C642x Digital Signal Processor (DSP). Copies of thesedocuments are available on the Internet at www.ti.com .Tip: Enter the literature number in the search boxprovided at www.ti.com.

The current documentation that describes the C642x DSP, related peripherals, and other technicalcollateral, is available in the C6000 DSP product folder at: www.ti.com/c6000 .

SPRUEM3 —TMS320C642x DSP Peripherals Overview Reference Guide. Provides an overview andbriefly describes the peripherals available on the TMS320C642x Digital Signal Processor (DSP).

SPRAA84 —TMS320C64x to TMS320C64x+ CPU Migration Guide. Describes migrating from theTexas Instruments TMS320C64x digital signal processor (DSP) to the TMS320C64x+ DSP. Theobjective of this document is to indicate differences between the two cores. Functionality in thedevices that is identical is not included.

SPRU732 —TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide. Describes the CPUarchitecture, pipeline, instruction set, and interrupts for the TMS320C64x and TMS320C64x+ digitalsignal processors (DSPs) of the TMS320C6000 DSP family. The C64x/C64x+ DSP generationcomprises fixed-point devices in the C6000 DSP platform. The C64x+ DSP is an enhancement ofthe C64x DSP with added functionality and an expanded instruction set.

SPRU871 —TMS320C64x+ DSP Megamodule Reference Guide. Describes the TMS320C64x+ digitalsignal processor (DSP) megamodule. Included is a discussion on the internal direct memory access(IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidthmanagement, and the memory and cache.

6Preface SPRUEM4A – November 2007Submit Documentation Feedback

1 Introduction

1.1 Purpose of the Peripheral

1.2 Features

User's GuideSPRUEM4A – November 2007

DDR2 Memory Controller

This document describes the DDR2 memory controller in the TMS320C642x Digital Signal Processor(DSP).

The DDR2 memory controller is used to interface with JESD79D-2A standard compliant DDR2 SDRAMdevices. Memories types such as DDR1 SDRAM, SDR SDRAM, SBSRAM, and asynchronous memoriesare not supported. The DDR2 memory controller is the major memory location for program and datastorage.

The DDR2 memory controller supports the following features:•JESD79D-2A standard compliant DDR2 SDRAM•256 Mbyte memory space•Data bus width of 32 or 16 bits (see the device-specific data manual for the mode(s) that aresupported)

•CAS latencies: 2, 3, 4, and 5•Internal banks: 1, 2, 4, and 8•Burst length: 8•Burst type: sequential•1 CS signal•Page sizes: 256, 512, 1024, and 2048•SDRAM autoinitialization

•Self-refresh mode•Prioritized refresh•Programmable refresh rate and backlog counter•Programmable timing parameters•Big-endian and little-endian operating modes

SPRUEM4A – November 2007 DDR2 Memory Controller 7Submit Documentation Feedback

www.ti.com

1.3 Functional Block Diagram

SCR DDR2

memory

controller

BUS BUS External

DDR2 SDRAM

DSP

Master

peripherals

EDMA

VPSS

1.4 Supported Use Case Statement

1.5 Industry Standard(s) Compliance Statement

Introduction

The DDR2 memory controller is the main interface to external DDR2 memory. Figure 1 displays thegeneral data paths to on-chip peripherals and external DDR2 SDRAM.

Master peripherals, EDMA, the ARM processor, and DSP can access the DDR2 memory controllerthrough the switched central resource (SCR).

Figure 1. Data Paths to DDR2 Memory Controller

The DDR2 memory controller supports JESD79D-2A DDR2-400 SDRAM memories utilizing either 32-bitor 16-bit of the DDR2 memory controller data bus. See Section 3 for more details.

The DDR2 memory controller is compliant with the JESD79D-2A DDR2 SDRAM standard with theexception of the following feature list:•On Die Termination (ODT). The DDR2 memory controller does not include any on-die terminatingresistors. Furthermore, the on-die terminating resistors of the DDR2 SDRAM device must be disabledby tying the ODT input pin of the DDR2 SDRAM to ground.•Differential DQS. The DDR2 memory controller supports single ended DQS signals.

DDR2 Memory Controller8 SPRUEM4A – November 2007Submit Documentation Feedback

www.ti.com

2 Peripheral Architecture

2.1 Clock Control

2.1.1 Clock Source

DDR2

memory

controller

PLLC2

PLLC1

X2_CLKVCLK

DDR_CLK DDR_CLK

PLL2_SYSCLK1

SYSCLK2

Peripheral Architecture

This section describes the architecture of the DDR2 memory controller as well as how it is structured andhow it works within the context of the system-on-a-chip. The DDR2 memory controller can gluelesslyinterface to most standard DDR2 SDRAM devices and supports such features as self-refresh mode andprioritized refresh. In addition, it provides flexibility through programmable parameters such as the refreshrate, CAS latency, and many SDRAM timing parameters. The following sections include details on how tointerface and properly configure the DDR2 memory controller to perform read and write operations toexternally-connected DDR2 SDRAM devices. Also, Section 3 provides a detailed example of interfacingthe DDR2 memory controller to a common DDR2 SDRAM device.

The DDR2 memory controller receives two input clocks from internal clock sources, SYSCLK2 andPLL2_SYSCLK1 (Figure 2 ). SYSCLK2 is a divided-down version of the DSP clock. PLL2_SYSCLK1should be configured to clock at the frequency of the desired data rate, or stated similarly, it shouldoperate at twice the frequency of the desired DDR2 memory clock. DDR_CLK and DDR_CLK are the twooutput clocks of the DDR2 memory controller providing the interface clock to the DDR2 SDRAM memory.These two clocks operate at a frequency of PLL2_SYSCLK1/2.

SYSCLK2 and PLL2_SYSCLK1 are sourced from two independent PLLs (Figure 2 ). SYSCLK2 is sourcedfrom PLL controller 1 (PLLC1) and PLL2_SYSCLK1 is sourced from PLL controller 2 (PLLC2).

SYSCLK2 is clocked at a fixed divider ratio of PLL1. This divider is fixed at 3, meaning SYSCLK2 isclocked at a frequency of PLL1/3. Once inside the DDR2 memory controller, this signal is called VCLK.

PLLC2 has a programmable divider that is used to divide-down the output clock of PLL2. This dividershould be configured such that PLLC2 supplies the PLL2_SYSCLK1 at the desired frequency. Forexample, if a 150-MHZ DDR2 interface clock (DDR_CLK) is desired, then PLLC2 must be configured togenerate a 300-MHZ clock on PLL2_SYSCLK1. Once inside the DDR2 memory controller,PLL2_SYSCLK1 is called X2_CLK.

Figure 2. DDR2 Memory Controller Clock Block Diagram

SPRUEM4A – November 2007 DDR2 Memory Controller 9Submit Documentation Feedback

www.ti.com

2.1.2 Clock Configuration

2.1.3 DDR2 Memory Controller Internal Clock Domains

2.2 Memory Map

Peripheral Architecture

The frequency of PLL2_SYSCLK1 is configured by selecting the appropriate PLL multiplier and dividerratio. The PLL multiplier and divider ratio are selected by programming registers within PLLC2. Table 1shows a list of PLL multiplier and divider settings to achieve certain DDR2 frequencies. The data inTable 1 is derived by assuming a 27-MHZ reference clock. See the device-specific data manual for theclock frequencies that are supported. See the TMS320C642x DSP Phase-Locked Loop Controller (PLLC)User's Guide (SPRUES0 ) for information on the PLL controller.

Note: PLLC2 should be configured and a stable clock present on PLL2_SYSCLK1 before releasingthe DDR2 memory controller from reset.

Table 1. PLLC2 Configuration

PLL Multiplier PLL Frequency (MHZ) Divider Ratio X2_CLK Frequency (MHZ) DDR2 Clock Frequency (MHZ)

28 756 3 252 12619 513 2 256.6 128.329 783 3 261 130.520 540 2 270 13531 837 3 279 139.521 567 2 283.5 141.832 864 3 288 14422 594 2 297 148.523 621 2 310 155.324 648 2 324 16225 675 2 337.5 168.8

There are two clock domains within the DDR2 memory controller. The two clock domains are driven byVCLK and a divided-down by 2 version of X2_CLK called MCLK. The command FIFO, write FIFO, andread FIFO described in Section 2.8 are all on the VCLK domain. From this, you can see that VCLK drivesthe interface to the peripheral bus.

The MCLK domain consists of the DDR2 memory controller state machine and memory-mapped registers.This clock domain is clocked at the rate of the external DDR2 memory, X2_CLK/2.

To conserve power within the DDR2 memory controller, VCLK, MCLK, and X2_CLK may be stopped. SeeSection 2.16 for proper clock stop procedures.

See the device-specific data manual for information describing the device memory-map.

DDR2 Memory Controller10 SPRUEM4A – November 2007Submit Documentation Feedback

Autres manuels pour TMS320C642x DSP

Ce manuel convient aux modèles suivants

Table des matières

Autres manuels Texas Instruments Processeur de signal

Texas Instruments

Texas Instruments TMS320VC5509A Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C44 DSP Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6455 Manuel utilisateur

Texas Instruments

Texas Instruments TURBO-DECODER COPROCESSOR 2 TMS320C6457 DSP Manuel utilisateur

Texas Instruments

Texas Instruments TMS320VC5501 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C2810 Guide d'installation et d'utilisation

Texas Instruments

Texas Instruments TMS320C6000 DSP Manuel du produit

Texas Instruments

Texas Instruments TMS320C2x Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6000 DSP Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C64x DSP Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6670 Guide d'installation et d'utilisation

Texas Instruments

Texas Instruments TMS320VC5501 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320 Series Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6745 DSP Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6474 Manuel utilisateur

Texas Instruments

Texas Instruments SM320F2812-HT Data Guide d'installation et d'utilisation

Texas Instruments

Texas Instruments MSP50C614 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C54x Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6713 Guide de l'utilisateur

Texas Instruments

Texas Instruments TMS320C6722 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320F2809 Data Guide d'installation et d'utilisation

Texas Instruments

Texas Instruments TMS320VC5402 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6201 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320DM648 Manuel utilisateur

Manuels Processeur de signal populaires d'autres marques

2Y-LINK Technology

2Y-LINK Technology CI-12-ASP-DAASS Manuel utilisateur

Crane Song

Crane Song Falcon Manuel utilisateur

Steg

Steg DSP 6 Manuel utilisateur

Rocktron

Rocktron INTELLIFEX LTD Manuel utilisateur

RF-Lambda

RF-Lambda RF1457 Manuel utilisateur

TC Electronic

TC Electronic DB8 MKII Manuel

Acqiris

Acqiris U5309A Manuel utilisateur

PCI

PCI MicroTrans EQ Manuel

Crestron

Crestron Avia DSP-1282 Manuel utilisateur

turck

turck MS96-11EX0-R/24VDC Manuel utilisateur

Rolls

Rolls ROTORHORN RP147 Manuel utilisateur

ESX

ESX QUANTUM QL810SP Manuel utilisateur

Oberheim

Oberheim GM-1000 Manuel utilisateur

AMC

AMC DSP8X8 Manuel utilisateur

Planet Audio

Planet Audio PC3.5B Manuel utilisateur

Behringer

Behringer Super-X Pro CX3400 Manuel utilisateur

Euphonix

Euphonix DF64 Digital Frame Manuel utilisateur

Lem Elettronica

Lem Elettronica DSP30-4G Manuel utilisateur