Texas Instruments DAC3482 Manuel utilisateur

User's Guide

SLAU336–March 2011

DAC3484/DAC3482 EVM

Contents

1 Introduction .................................................................................................................. 2

1.1 Overview ............................................................................................................ 2

1.2 EVM Block Diagram ............................................................................................... 2

2 Software Control ............................................................................................................ 3

2.1 Installation Instructions ............................................................................................ 3

2.2 Software Operation ................................................................................................ 3

3 Basic Test Procedure ....................................................................................................... 8

3.1 Test Block Diagram ................................................................................................ 8

3.2 Test Set-Up Connection ........................................................................................... 9

3.3 TSW3100 Quick Start Operation ................................................................................. 9

3.4 DAC348x Software Quick Start Guide ......................................................................... 10

4 Optional Configuration .................................................................................................... 12

4.1 Configuring and Testing the DAC3484 Transformer Coupled Output ..................................... 12

4.2 Using the DAC3482 or Configuring DAC3484 in DAC3482 mode ......................................... 15

List of Figures

1 DAC3484/DAC3482 EVM Block Diagram ............................................................................... 2

2 Input Control Options....................................................................................................... 3

3 PLL Configuration........................................................................................................... 4

4 Digital Block Options ....................................................................................................... 5

5 Output Control Options..................................................................................................... 6

6 CDCE62005 Tab Configured for 4x Interpolation....................................................................... 7

7 Test Set-up Block Diagram................................................................................................ 8

8 TSW3100 CommsSignalPattern (WCDMA) Programming GUI..................................................... 10

9 DAC3484 + TRF3703-15 WCDMA Output ............................................................................ 11

10 DAC3484 + TRF3703-15 WCDMA Output ............................................................................ 12

11 Locations of DAC348x to Transformer Output Jumper Locations .................................................. 13

12 DAC3484 Transformer Coupled Output at 60MHz IF ................................................................ 14

13 DAC3484 Transformer Coupled Output at 30MHz IF ................................................................ 15

14 Locations of the DAC3482 to TRF3703-15 Interface Jumpers...................................................... 16

15 TSW3100 GUI Configuration for Generating a WCDMA Signal for DAC3482.................................... 17

SLAU336–March 2011 DAC3484/DAC3482 EVM

19.2MHz

TCXO

CDCE62005

DAC348X

DATA

DATA _CLK

FRAME

SYNC

PARITY

(LVDS DC Coupled)

DAC_CLK

(LVPECL AC

Coupled)

OSTR_CLK

(LVPECL AC

Coupled)

J20 RF

J19 LO

FPGA CLK

TSW3100

LVPECL DC coupled

TRF3703-15

Default TRF3703-15

Output

J10

Ext. CLK Output

6 V Only

Power

Supply

Circuits

J21 RF

J22 LO

TRF3703-15

Default TRF3703-15

Output

J11

J9 Ext. CLK Input

1.5 Vrms Single Ended

1.25GHz Max

Primary Reference

(LVPECL AC coupled )

19.2 MHz Reference

LVCMOS Level

Secondary Reference for

CDCE62005 PLL Mode

Y1 Y2

PRI

SEC

J23 RF

J24 LO

TRF3703-15

Optional DAC Output

Optional TRF3703-15 Output for DAC3482 Dual DAC Mode

Introduction

www.ti.com

1 Introduction

1.1 Overview

This document is intended to serve as a basic user’s guide for the DAC3484/2 EVM Revision D. The EVM

provides a basic platform to evaluate the DAC3484 and DAC3482, which are a family of 1.25GSPS, up to

16x interpolation, 16-bit high speed digital-to-analog converters. The DAC3484 is a quad-channel DAC,

and the DAC3482 is a dual-channel DAC.

The EVM includes the CDCE62005 clocking source which provides the clocks required for the DAC and

the pattern generator. The on-board TRF3703-15 modulators provide on-board IF-to-RF upconversion for

basic transmitter evaluation. This EVM is ideally suited for mating with the TSW3100 pattern generation

card for evaluating WCDMA, LTE, or other high performance modulation schemes.

1.2 EVM Block Diagram

Figure 1 shows the configuration of the EVM with the TSW3100 used for pattern generation.

Figure 1. DAC3484/DAC3482 EVM Block Diagram

2DAC3484/DAC3482 EVM SLAU336–March 2011

Submit Documentation Feedback

www.ti.com

Software Control

2 Software Control

2.1 Installation Instructions

• Open the folder named DAC348x_Installer_vxpx (xpx represents the latest version)

• Run Setup.exe

• Follow the on-screen instructions

• Once installed, launch by clicking on the DAC348x_GUI_vxpx program in Start>Texas Instruments

DACs

• When plugging in the USB cable for the first time, you will be prompted to install the USB drivers.

– When a pop-up screen opens, select “Continue Downloading”.

– Follow the on screen instructions to install the USB drivers

– If needed, you can access the drivers directly in the install directory

2.2 Software Operation

The software allows programming control of the DAC device and the CDC device. The front panel

provides a tab for full programming of each device. The GUI tabs provide more convenient and simplified

interface to the most used registers of each device.

Each device, including the DAC3484, DAC3482, and DAC34H84, has its own custom control interface.

Select the device option from the top left-hand corner. The DAC3484 EVM Software Control is described

in this section.

2.2.1 Input Control Options

Figure 2. Input Control Options

SLAU336–March 2011 DAC3484/DAC3482 EVM

Software Control

www.ti.com

• FIFO: allows the configuration of the FIFO and FIFO sync sources.

• LVDS delay: provides internal delay of either the LVDS DATA or LVDS DATACLK to help meet the

input setup/hold time.

• Data Routing: provides flexible routing of the A, B, C, and D sample input data to the appropriate

digital path.

Note: the DAC3482 does not support this mode

• SIF Control: provides control of the Serial Interface (3-wires or 4-wires) and Serial Interface Sync (SIF

Sync).

• Input Format: provides control of the input data format (i.e., 2’s complement or offset binary).

• Parity: provides configuration of the parity input.

• PLL Settings: provides configuration of the on-chip PLL circuitry.

• Temperature Sensor: provides temperature monitoring of DAC3484/2 die temperature.

2.2.1.1 LVDS Delay Settings

The TSW3100 pattern generator sends out LVDS DATA and DATACLK as edge-aligned signal. The

following options can be implemented to meet the minimum setup and hold time of DAC348x data

latching:

• Set the on-chip LVDS DATACLOCK delay. Typical setting of 160ps or more will help meet the timing

requirement for most of the TSW3100 + DAC348x EVM setup. This LVDS DATACLOCK delay does

not account for additional PCB trace-to-trace delay variation, only the internal DATACLK delay.

• Modify the external LVDS DATACLK PCB trace delay: Additional trace length on the bottom side of the

PCB can be added to the LVDS DATACLK PCB trace length. Set SJP9, SJP10, SJP11, and SJP12 to

2-3 position for approximately 220ps of trace delay.

2.2.1.2 PLL Settings

Figure 3. PLL Configuration

Follow the steps below to configure the PLL.

• Enable PLL

• Uncheck PLL reset and PLL sleep

• Set Mand Nratio such that FDAC = (M)/(N)×Fref

• Set the prescaler such that the FDAC×prescaler is within 3.3GHz and 4.0GHz

• Set VCO Bias Tune to “1”

•Charge Pump setting

– If stability (P×M) is less than 120, then set to “Single

– If stability (P×M) is greater than 120, then set to “Double” or install external loop filter

• Adjust the Freq. Tune (coarse tune) accordingly.

4DAC3484/DAC3482 EVM SLAU336–March 2011

Submit Documentation Feedback

www.ti.com

Software Control

2.2.2 Digital Block Options

Figure 4. Digital Block Options

●Interpolation: allows control of the data rate versus DAC sampling rate ratio (i.e. data rate ×

interpolation = DAC sampling rate).

●Digital Mixer: allows control of the coarse mixer function.

Note: If fine mixer (NCO) is used, the “Enable Mixer” button must be checked, and the coarse

mixer must be bypassed. See NCO section for detail.

●Inverse sinx/x filter: allows compensation of the sinx/x attenuation of the DAC output.

Note: If inverse sinx/x filter is used, the input data digital full-scale must be backed off accordingly

to avoid digital saturation.

●Clock Receiver Sleep: allows the DAC clock receiver to be in sleep mode. The DAC has minimum

power consumption in this mode.

●Clock Divider Sync: allows the syncing of the internal divided-down clocks using either Frame,

Sync, or OSTR signal. Enable the divider sync as part of the initialization procedure or

resynchronization procedure.

●Group Delay: allows adjustment of group delay for each I/Q channel. This is useful for wideband

sideband suppression.

●Offset Adjustment: allows adjustment of DC offset to minimize the LO feed-through of the modulator

output. This section requires sync for proper operation. The sync options are listed below:

OREGWR: auto-sync from SIF register write.

OOSTR: sync from the external LVPECL OSTR signal. Clock divider sync must be enabled with

OSTR set as sync source

OSYNC: sync from the external LVDS SYNC signal.

OSIF SYNC: sync from SIF Sync. Uncheck and check the SIF Sync button for sync event.

●QMC Adjustment: allows adjustment of the gain and phase of the I/Q channel to minimize sideband

power of the modulator output.

OREGWR: auto-sync from SIF register write.

OOSTR: sync from the external LVPECL OSTR signal. Clock divider sync must be enabled with

OSTR set as sync source

OSYNC: sync from the external LVDS SYNC signal.

OSIF SYNC: sync from SIF Sync. Uncheck and check the SIF Sync button for sync event.

SLAU336–March 2011 DAC3484/DAC3482 EVM

Software Control

www.ti.com

●NCO: allows fine mixing of the I/Q signal. The procedure to adjust the NCO mixing frequency are

listed below:

1. Enter the DAC sampling frequency in Fsample.

2. Enter the desired mixing frequency in both NCO freq_AB and NCO freq_CD.

3. Press Update freq

4. Sync the NCO block from the following options:

●REGWR: auto-sync from SIF register write. Writing to either Phase OffsetAB or Phase

OffsetCD can create a sync event.

●OSTR: sync from the external LVPECL OSTR signal. Clock divider sync must be enabled

with OSTR set as sync source. Refer to the datasheet for OSTR period requirement.

●SYNC: sync from the external SYNC signal

●SIF SYNC: sync from SIF Sync. Uncheck and check the SIF Sync button for sync

event.

2.2.3 Output Control Options

Figure 5. Output Control Options

●Output Options: allows the configuration of reference, output polarity, and output delay

●Data Routing: provides flexible routing of the A, B, C, and D digital path to the desired output

channels.

Note: The DAC3482 does not support this mode.

●DAC Gain: configures the full-scale DAC current and DAC3484/DAC3482 mode. With Rbiaj resistor

set at 1.28kΩ:

O DAC Gain = 15 for 30mA full-scale current.

O DAC Gain = 10 for 20mA full-scale current (default).

O DAC3484 = QDAC

O DAC3482 = DDAC

●This allows the DAC3484 to be configured as DAC3482 (see Using DAC3484 as DAC3482

section for detail)

●DAC Sel = Enable inner outputs of Ch. B and Ch. C as the DAC3482 output.

●DAC Sel = Enable outer outputs of Ch. A and Ch. D as the DAC3482 output. Outer

channels are grounded for the DAC3482 device.

●Output Shutoff On: allows outputs to shut-off when DACCLK GONE, DATACLK GONE, or FIFO

COLLISION alarm event occurs.

6DAC3484/DAC3482 EVM SLAU336–March 2011

Submit Documentation Feedback

www.ti.com

Software Control

2.2.4 CDCE62005

Figure 6. CDCE62005 Tab Configured for 4x Interpolation

Clock frequency control is determined by register values in the CDCE62005 Control tab. Please refer to

the CDCE62005 datasheet for detailed explanations of the register configuration to change the clock

frequency.

The following CDCE62005 outputs are critical to proper operation of the DAC348x:

●Y1: DAC348x FIFO OSTR clock. The clock rate for this should be at least FDAC/Interpolation/8 for

DAC3484 mode and DAC3482 mode.

O The whole OSTR clock equation needs to take account of both the Y1 CDCE62005 clock

divider ratio and the additional CDCP1803 divide-by-2 clock divider.

O This OSTR signal can be a slower periodic signal or a pulse depending on the application.

ONote: The FIFO OSTR clock should be disabled when the DAC348x is configured in PLL

mode.

●Y2: DAC348x DAC sampling clock. If the DAC348x is configured for internal PLL mode, this will

be the reference clock input for the PLL block.

●Y3: TSW3100 FPGA clock. The clock rate for this should be FDAC/interpolation/2 for DAC3484

mode and FDAC/interpolation/4 for DAC3482 mode.

SLAU336–March 2011 DAC3484/DAC3482 EVM

+5V

+6 V

Ethernet USB

J13 J9

DAC348X

J14

J18

TSW3100

Pattern

Generator

J74 J13

Cross-over

Ethernet Cable

USB Mini-B

Cable

Spectrum

Analyzer

Signal

Generator

(LO Source)

Signal

Generator

(CLK Source)

Basic Test Procedure

www.ti.com

2.2.5 Register Control

●Send All: Sends the register configuration to all devices

●Read All: Reads register configuration from DAC348x device

●Load Regs: Load a register file for all devices. Sample configuration files for common frequency

plans are located in the install directory.

O Select Load Regs button.

O Double click on the data folder.

O Double click on the desired register file.

O Click on Send All to ensure all of the values are loaded properly.

●Save Regs: Saves the register configuration for all devices

2.2.6 Miscellaneous Settings

●Reset USB: Toggle this button if the USB port is not responding. This generates a new USB handle

address

O Note: It is recommended that the board be reset after every power cycle and the “reset usb”

button on the GUI be clicked.

●Exit: Stops the program

3 Basic Test Procedure

This section outlines the basic test procedure for testing the EVM.

3.1 Test Block Diagram

The test set-up for general testing of the DAC348x with the TSW3100 pattern generation card is shown in

Figure 7.

Figure 7. Test Set-up Block Diagram

8DAC3484/DAC3482 EVM SLAU336–March 2011

Submit Documentation Feedback

www.ti.com

Basic Test Procedure

3.2 Test Set-Up Connection

●TSW3100 Pattern Generator

1. Connect 5V power supply to J9, 5V_IN jack of the TSW3100 EVM.

2. Connect the PC’s Ethernet port to J13, Ethernet port of the TSW3100. The cable should be a

standard cross-over Cat5e Ethernet cable.

●DAC3484 EVM

1. Connect J13 connector of DAC348x EVM to J74 connector of TSW3100 EVM

2. Connect 6V to the J18, Power In jack of the DAC3484 EVM.

3. Connect PC’s USB port to J14 USB port of the DAC3484 EVM. The cable should be a

standard A to mini-B connector cable.

4. Provide a 1.5Vrms, 1.25GHz max Clock at J9, CLKIN SMA port of DAC3484 EVM.

5. Provide 12dBm max, 350MHz to 4GHz LO source at J19 or J22 port of the DAC3484 EVM.

This is to provide the LO source to the TRF3703-15 modulators.

6. Connect the RF output port of J20 or J21 to the spectrum analyzer.

●DAC3482 EVM

1. Repeat steps 1 to 4 of DAC3484 EVM connection

2. Provide 12dBm max, 350MHz to 4GHz LO source at J24 port of the DAC3484 EVM. This is to

provide the LO source to the TRF3703-15 modulators.

3. Connect the RF output port of J23 to the spectrum analyzer.

●DAC3484/2 EVM jumpers: make sure the following jumpers are at their default setting

1. JP6 on pin {1,2}

2. JP4 on pin {2,3}

3. JP5 on pin {1,2}

4. JP2 on pin {1,2}

5. JP3 on pin {2,3}

6. JP1 and JP8 should be installed

7. JP12 normally can be set in {1-2} position. If -5V supply is used to bias the DAC to modulator

interface, then J12 needs to be in {2-3} position prior to the 6V power supply connection. Once

the 6V power supply is connected, then J12 can be in {1-2} position to start the -5V sequence.

3.3 TSW3100 Quick Start Operation

Reference the TSW3100 User’s Guide for more detailed explanations of the TSW3100 set-up and

operation. This document assumes the TSW3100 software is installed and functioning properly. The

DAC348x needs TSW3100 operating software version 2.5 or higher with TSW3100 board Rev D (or

higher).

CommsSignalPattern Setup from Default Configuration (WCDMA)

• Change Interpolation value to DAC Clock Rate / Interpolation / 3.84 (i.e. 1228.8 / 4/ 3.84 = 80)

• Enter desired Offset Frequency (i.e. 30 MHz) for each desired carrier

• Select the 16b QDAC output button

• Check the “LOAD and Run” box

• Press the green “Create” button

SLAU336–March 2011 DAC3484/DAC3482 EVM

Basic Test Procedure

www.ti.com

Figure 8. TSW3100 CommsSignalPattern (WCDMA) Programming GUI

3.4 DAC348x Software Quick Start Guide

• Provide the clock input 1228.8 MHz at 1.5Vrms at J9 SMA connector of the DAC3484 EVM.

• Provide the LO source of 1.9GHz (12dBm max) at either J19 or J22 SMA connector of the DAC3484

EVM.

– Provide the LO source to J24 SMA connector for the DAC3482 EVM

• Turn on power to the board and press the reset button on the EVM

• Press the “Reset USB Port” button in GUI and verify USB communication.

• Switch to the INPUT tab of GUI

• Click “LOAD REGS”, browse to the installation folder and load example file

DAC3484_FDAC_1228p8MHz_4xint_NCO_30MHz_QMCon.txt. This file contains settings for 4x

interpolation with the DAC3484 running at 1228.8MSPS. Load this file and wait a couple of seconds for

the settings to go into effect.

• Verify the spectrum using the Spectrum Analyzer at the two RF outputs of the DAC EVM (J20 and

J21).

•(Toggle the SIF SYNC button to sync the appropriate digital blocks, if example file with NCO

setting is used)

10 DAC3484/DAC3482 EVM SLAU336–March 2011

Submit Documentation Feedback

Ce manuel convient aux modèles suivants

Table des matières

Autres manuels Texas Instruments Carte mère

Texas Instruments

Texas Instruments HDC1050EVM Manuel utilisateur

Texas Instruments

Texas Instruments INA210-215EVM Manuel utilisateur

Texas Instruments

Texas Instruments INA228 EVM Manuel utilisateur

Texas Instruments

Texas Instruments MSP-EXP432P401R Manuel utilisateur

Texas Instruments

Texas Instruments ADC32RF45 EVM Guide de dépannage

Texas Instruments

Texas Instruments BoosterPack AM2 BLDC Series Manuel utilisateur

Texas Instruments

Texas Instruments TPS65218EVM Manuel utilisateur

Texas Instruments

Texas Instruments TRS3221RGTEVM Manuel utilisateur

Texas Instruments

Texas Instruments ADS8900BEVM-PDK Manuel utilisateur

Texas Instruments

Texas Instruments TPS2549Q1EVM-729 Manuel utilisateur

Texas Instruments

Texas Instruments TPS548B28EVM-023 Manuel utilisateur

Texas Instruments

Texas Instruments TS3USB221 Manuel utilisateur

Texas Instruments

Texas Instruments DP83561EVM Manuel utilisateur

Texas Instruments

Texas Instruments TAS5753MD Manuel utilisateur

Texas Instruments

Texas Instruments DRV8847 Series Manuel utilisateur

Texas Instruments

Texas Instruments ADC3541EVM Manuel utilisateur

Texas Instruments

Texas Instruments CC2538 Manuel utilisateur

Texas Instruments

Texas Instruments DRV8701EVM Manuel utilisateur

Texas Instruments

Texas Instruments ADS1263EVM-PDK Manuel utilisateur

Texas Instruments

Texas Instruments TPL1401 Manuel utilisateur

Texas Instruments

Texas Instruments bq51010BEVM-764 Manuel utilisateur

Texas Instruments

Texas Instruments TMS320C6000 DSP Manuel utilisateur

Texas Instruments

Texas Instruments TPA3129D2EVM Manuel utilisateur

Texas Instruments

Texas Instruments DAC8728EVM Manuel utilisateur

Manuels Carte mère populaires d'autres marques

DFI

DFI SD170 Manuel utilisateur

ASROCK

ASROCK ROMED8-2T Manuel utilisateur

Asus

Asus P2L97A Manuel utilisateur

Winmate

Winmate IC70 Manuel utilisateur

Asus

Asus MES-B Manuel utilisateur

Grantech

Grantech SYS8F377VGGA-3OMN Manuel utilisateur

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR Manuel utilisateur

Gigabyte

Gigabyte GA-9IVDT Manuel utilisateur

Commell

Commell MS-C73 Manuel utilisateur

IBT Technologies

IBT Technologies MB860 Manuel utilisateur

Nvidia

Nvidia TEGRA DG-04927-001_V01 Manuel utilisateur

Biostar

Biostar M7VIT Bravo Instructions d'utilisation et d'installation

Intel

Intel D33217CK Manuel utilisateur

Asus

Asus F1A55-M LX PLUS R2.0 Manuel utilisateur

EPC

EPC EPC9147C Manuel utilisateur

Asus

Asus EX-B760M-V5 D4 Manuel utilisateur

EPOX

EPOX MU-8KHA0010 Manuel utilisateur

Ski-Doo

Ski-Doo Bombardier MPEM 219 700 090 Manuel utilisateur