MT3620
Hardware User Guide
This document contains information that is proprietary to MediaTek Inc. Unauthorized reproduction or disclosure
of this information in whole or in part is strictly prohibited.
4 List of Figures
Figure 5-1 MT3620 Block Diagram ............................................................................................................. 8
Figure 6-1. A 50Ω single-ended transmission line in reference to Layer-2 .............................................10
Figure 6-2. A 50Ω differential transmission line in reference to Layer-2................................................10
Figure 7-1 RF circuit supporting 5G/2.4G, with full transmit/receive diversity .....................................13
Figure 7-2 RF circuit supporting 2.4G, single antenna (no diversity)......................................................13
Figure 7-3 RF 5G/2.4G Main Path Circuit .................................................................................................14
Figure 7-4 RF Auxiliary Path Circuit .......................................................................................................... 15
Figure 7-5 Matching Components Layout Placement ............................................................................... 15
Figure 7-6 Layout Placement for 2.4GHz/5GHz Matching Circuits ........................................................16
Figure 7-7 RF Power Rails...........................................................................................................................16
Figure 7-8 RF Power Supply Capacitor Placement.................................................................................... 17
Figure 7-9 AVDD_3V3_WF_A_TX Trace Routing Method.................................................................... 17
Figure 8-1 Chip Power Block Diagram .......................................................................................................21
Figure 8-2 PMU Buck Circuit and Layout Placement .............................................................................. 23
Figure 8-3 PMU Buck Ground Layout ...................................................................................................... 23
Figure 8-4 PMU VOUT_1V6 Circuit and Layout Placement ................................................................... 24
Figure 8-5 PMU VOUT_2V5 Output Circuit ............................................................................................ 25
Figure 8-6 PMU 1.6V LDO Input Circuit .................................................................................................. 26
Figure 8-7 AVDD_1V6_CLDO Input Layout ............................................................................................ 26
Figure 8-8 RF AVDD_1V6_XO Input Circuit........................................................................................... 26
Figure 8-9 VOUT_1V15 LDO Output Circuit .............................................................................................27
Figure 8-10 DVDD_3V3 and DVDD_1V15 Power Circuit........................................................................ 28
Figure 8-11 Battery and 3V3 Power Circuit for AVDD33_RTC ............................................................... 29
Figure 9-1 XTAL Circuit ..............................................................................................................................31
Figure 9-2. Crystal Layout Placement and Routing, Showing Layer 2 Keep-out ................................... 32
Figure 11-12-1. Recommended E-pad PCB footprint................................................................................ 38
Figure 11-12-2. Recommended E-pad solder paste stencil ...................................................................... 38
Figure 11-12-3. Recommended signal pad PCB footprint ........................................................................ 39
Figure 11-12-4. Recommended signal pad solder paste stencil................................................................ 39
