Texas Instruments TPS7A21EVM-059 Manuel utilisateur
User’s Guide
TPS7A21EVM-059 Evaluation Module
ABSTRACT
Figure 1-1. TPS7A21EVM-059 Evaluation Module
This user's guide describes the operational use of the TPS7A21EVM-059 evaluation module (EVM) as a
reference design for engineering demonstration and evaluation of the TPS7A21 low-dropout linear regulator
(LDO). Included in this user's guide are setup and operating instructions, thermal and layout guidelines, a
printed-circuit board (PCB) layout, a schematic diagram, and a bill of materials (BOM).
Throughout this document, the terms evaluation board, evaluation module, and EVM are synonymous with the
TPS7A21EVM-059.
Table of Contents
1 Trademarks..............................................................................................................................................................................2
2 Introduction.............................................................................................................................................................................3
3 Setup........................................................................................................................................................................................3
3.1 LDO Input/Output Connector Descriptions.........................................................................................................................3
3.2 Optional Load Transient Input/Output Connector Descriptions..........................................................................................3
3.3 TPS7A21 LDO Operation...................................................................................................................................................5
3.4 Optional Load Transient Circuit Operation.........................................................................................................................6
4 Board Layout...........................................................................................................................................................................8
5 TPS7A21 EVM Schematic.................................................................................................................................................... 10
6 Bill of Materials......................................................................................................................................................................11
www.ti.com Table of Contents
SBVU072 – OCTOBER 2021
Submit Document Feedback
TPS7A21EVM-059 Evaluation Module 1
Copyright © 2021 Texas Instruments Incorporated
List of Figures
Figure 1-1. TPS7A21EVM-059 Evaluation Module..................................................................................................................... 1
Figure 3-1. TPS7A21EVM-059 Turn On......................................................................................................................................5
Figure 3-2. TPS7A21EVM-059 With Current Probes Attached................................................................................................... 6
Figure 3-3. TPS7A21EVM-059 Load Transient Results.............................................................................................................. 7
Figure 4-1. Top Assembly Layer and Silk Screen........................................................................................................................8
Figure 4-2. Top Layer Routing..................................................................................................................................................... 8
Figure 4-3. Layer 2...................................................................................................................................................................... 8
Figure 4-4. Layer 3...................................................................................................................................................................... 8
Figure 4-5. Bottom Layer Routing................................................................................................................................................9
Figure 4-6. Bottom Assembly Layer and Silk Screen.................................................................................................................. 9
Figure 5-1. Schematic................................................................................................................................................................10
1 Trademarks
LeCroy™ is a trademark of Teledyne LeCroy.
Kapton® is a registered trademark of DuPont.
All trademarks are the property of their respective owners.
Trademarks www.ti.com
2TPS7A21EVM-059 Evaluation Module SBVU072 – OCTOBER 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
2 Introduction
The Texas Instruments TPS7A21EVM-059 evaluation module (EVM) helps designers evaluate the operation and
performance of the TPS7A21 LDO voltage regulator. As shown in Table 2-1, the TPS7A21EVM-059 contains
one TPS7A21 LDO voltage regulator in the DSBGA package. An optional load transient circuit is also included
to assist the user with high-speed load transient testing. An input current loop is included that allows fast
measurements of the input current.
Table 2-1. Device Information
EVM ORDERABLE NUMBER VOUT PART NAME PACKAGE
TPS7A21EVM-059 3.3 V TPS7A2133PYWDJ 4-pin DSBGA
3 Setup
This section describes the jumpers and connectors on the EVM, and how to properly connect, set up, and use
the TPS7A21EVM-059. Section 3.1 and Section 3.3 describe the test setup and operation for the TPS7A21
LDO. Section 3.2 and Section 3.4 describe the test setup and operation of the optional load transient circuit.
3.1 LDO Input/Output Connector Descriptions
3.1.1 VIN and GND
VIN and GND are the connection terminals for the input supply. The VIN terminal is the positive connection, and
the GND terminal is the negative (that is, ground) connection.
3.1.2 VOUT and GND
VOUT and GND are the connection terminals for the output load. The VOUT terminal is the positive connection,
and the GND terminal is the negative (that is, ground) connection.
3.1.3 EN
EN is a 3-pin header used to enable or disable the TPS7A21.
The center pin of the 3-pin header is tied to the TPS7A21 EN input. When the 2-pin shunt is placed across the
top two pins of the header, VIN is shorted to EN, and the TPS7A21 is enabled. When the 2-pin shunt is placed
across the bottom two pins of the header, GND is shorted to EN, and the TPS7A21 is disabled. Alternatively,
the 3-pin header can remain floating. The TPS7A21 includes an internal smart enable pulldown resistor, which
ties the EN pin to GND through an internal 500-kΩ resistor. If the 3-pin header is floating, the TPS7A21 remains
disabled.
When driving the EN terminal with an off-board supply or signal generator, the applied voltage must be kept
between 0 V and 6.5 V.
3.2 Optional Load Transient Input/Output Connector Descriptions
3.2.1 VDD and GND
VDD and GND are the connection terminals for the input supply of the load transient circuit. The VDD terminal is
the positive connection, and the GND terminal is the negative (that is, ground) connection.
3.2.2 J10
J10 is an optional connection for the user to make measurements or apply loads to the output of the LDO.
3.2.3 J12
J12 is an optional connection to insert a damping circuit across the load transient MOSFET drain to source
voltage.
3.2.4 J13
J13 is an optional connection to insert capacitance or additional load across the drain to source of the load
transient MOSFET.
www.ti.com Introduction
SBVU072 – OCTOBER 2021
Submit Document Feedback
TPS7A21EVM-059 Evaluation Module 3
Copyright © 2021 Texas Instruments Incorporated
3.2.5 J16
J16 is a high-frequency kelvin connection that allows accurate measurements of the load transient MOSFET
drain to source voltage.
3.2.6 J17
J17 is the connection for the function generator to drive the gate driver device. J17 is terminated by the 50-Ω
resistor, R12.
3.2.7 J19
J19 is a high-frequency kelvin connection that allows accurate measurements of the load transient MOSFET
gate to source voltage.
3.2.8 TP2 and TP3
TP2 and TP3 allow the user to measure the gate drive resistance R8 when power is turned off to the EVM.
3.2.9 TP4
TP4 is the enable pin to enable the gate driver device. Tie this pin to GND to enable the gate driver.
Setup www.ti.com
4TPS7A21EVM-059 Evaluation Module SBVU072 – OCTOBER 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
3.3 TPS7A21 LDO Operation
The TPS7A21EVM-059 evaluation module contains the TPS7A21 LDO with input and output capacitors
installed. These three components provide the minimum required solution size, as illustrated by the white boxes
in Figure 1-1. Additional pads are available to test the LDO with additional input and output capacitors beyond
what is already installed on the EVM. The TPS7A21 LDO can be enabled or disabled by using the J5 3-pin
header.
1. Place a 2-pin shunt across the header to tie VIN to EN to enable the device.
2. Place a 2-pin shunt across the header to tie GND to EN, or leave the 3-pin header floating to disable the
device.
Alternatively, by connecting an external function generator to TP1 (EN) and a nearby GND post (J6), the
user can enable or disable the TPS7A21 LDO after VIN is applied. Figure 3-1 shows the result of the
TPS7A21EVM-059 during turn on. The blue trace is the enable voltage, and the red trace is the output voltage.
Figure 3-1. TPS7A21EVM-059 Turn On
www.ti.com Setup
SBVU072 – OCTOBER 2021
Submit Document Feedback
TPS7A21EVM-059 Evaluation Module 5
Copyright © 2021 Texas Instruments Incorporated
If desired, a current probe can be inserted in the EVM as shown in Figure 3-2 to measure the input and output
current. The slots were sized to fit most current probes, such as the LeCroy™ AP015 or CP031 current probes.
Figure 3-2. TPS7A21EVM-059 With Current Probes Attached
The user has two options for providing a DC load on the output of the TPS7A21. J7 can be used to place a
DC load that flows through the current sense path on the output of the LDO. Alternatively, the J4 (VOUT) and
J9 (GND) banana connectors can be used for external measurements and loading; however, the IOUT loop
does not sense current flowing through these connectors. In cases where very fast transient tests are performed,
ringing may be observed on VIN or VOUT as a result of the parasitic inductance within the PCB of the EVM. A
strip of wire placed on the exposed copper in the current path can reduce this ringing. Select the correct size of
additional wire to fill the volume of the current probe. For most current probes, a 10 AWG wire can be used.
WARNING
The sensors of some current probes are tied to GND and cannot come into contact with energized
conductors. See the user manual of your current probe for details. If your current probe has this
limitation, use a thin strip of electrical or Kapton® tape to isolate the current sense path from the
current probe.
Optional kelvin sense points are provided using the SMA connectors J1 (VIN) and J2 (VOUT).
3.4 Optional Load Transient Circuit Operation
The TPS7A21EVM-059 evaluation module contains an optional high-performance load transient circuit to allow
efficient testing of the TPS7A21 LDO load transient performance. To use the optional load transient circuit, install
the correct components in accordance with the application. Modify the input and output capacitance connected
to the TPS7A21 LDO to match the expected operating conditions. Determine the desired peak current to test,
and modify the parallel resistor combination of R2, R3, R4, R5, and R6 as shown:
OUT
Peak
2 3 4 5 6
V
I
R R R R R
(1)
Setup www.ti.com
6TPS7A21EVM-059 Evaluation Module SBVU072 – OCTOBER 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
The slew rate of the load step can be adjusted by C9, R7, and R8. In this section, only R8 is adjusted to set the
slew rate. For a 0-mA to 500-mA load step, use Table 3-1 to select a value of R8 that results in the desired rise
or fall time.
Table 3-1. Suggested Ramp Rate Resistor Values
R8 Rise Time Fall Time
54.9 kΩ 6 µs 10 µs
27.4 kΩ 3 µs 5 µs
13.6 kΩ 1.5 µs 2.8 µs
6.81 kΩ 750 ns 1.5 µs
3.4 kΩ 500 ns 750 ns
1.69 kΩ 200 ns 500 ns
845 Ω 100 ns 200 ns
422 Ω 50 ns 100 ns
210 Ω 30 ns 50 ns
105 Ω 20 ns 30 ns
After the EVM is modified (if needed), connect a power supply to banana connectors J14 (VDD) and J18 (GND)
with a 5-V DC supply and a 1-A DC current limit. As shown in Figure 3-3, the TPS7A21 transient response is
very fast and the output voltage recovers in well under 1 ms after the initial load transient. Therefore, use a load
transient pulse duration limit of 1 ms to prevent excessive heating of the pulsed resistors (R2, R3, R4, R5, and
R6). Configure a function generator for the 50-Ω output, in a 0-V DC to 5-V DC square pulse. If necessary, burst
mode can be configured in the function generator for repetitive, low duty cycle, load transient testing.
A 3.4-kΩ resistor is installed on the EVM at R8. This resistor provides approximately 1 A/μs slew rate from 0 mA
to 500 mA. Figure 3-3 provides example test data with R8 = 3.4 kΩ. The red trace is the output voltage and the
blue trace is the output current. J7 provides 1 mA of DC load current and R2, R3, R4, R5, and R6 provide 499
mA of pulsed load. The resulting test data shows a 1-mA to 500-mA load step on VOUT of the LDO, with only a
1-μF capacitor on the output of the LDO.
Figure 3-3. TPS7A21EVM-059 Load Transient Results
www.ti.com Setup
SBVU072 – OCTOBER 2021
Submit Document Feedback
TPS7A21EVM-059 Evaluation Module 7
Copyright © 2021 Texas Instruments Incorporated
4 Board Layout
Figure 4-1 through Figure 4-6 show the board layout for the TPS7A21EVM-059 PCB.
The TPS7A21EVM-059 dissipates power, which may cause some components to experience an increase in
temperature. The TPS7A21 LDO, LMG1020YFFR gate driver, and pulsed resistors R2, R3, R4, R5, and R6 are
most at risk of raising to a high junction temperature during normal operation.
Figure 4-1. Top Assembly Layer and Silk Screen Figure 4-2. Top Layer Routing
Figure 4-3. Layer 2 Figure 4-4. Layer 3
Board Layout www.ti.com
8TPS7A21EVM-059 Evaluation Module SBVU072 – OCTOBER 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
5 TPS7A21 EVM Schematic
Figure 5-1 shows a schematic for the TPS7A21EVM-059.
Re vis ion His tory
Rev Note sAppro ve d b yEC N # Appro ve d Da te
N/A N/A N/A N/A N/A
GND
3.40k
R8
1.00k
R9
1
2
3
J5
TP1
GND
GND
2.2µF
50V
C1
2.2µF
50V
C6
GND
2.2µF
10V
C4
2.2µF
10V
C7
10V
1uF
C5
10V
1uF
C8
J3 J 4
J9J8
1
2
J6
1
2
3
4
5
J2
1
2
3
4
5
J1
VOUT
GND
VIN
Vin Max = 6.5V
Vout Max = 6.5V
Iout Max = 500mA
1nF
100V
C14
TP2 TP3
VDD
A1 OUTH A2
OUTL B2
IN-
C2 GND B1
IN+
C1
LMG1020YFFR
U2
1
2
3
4
5
J17
J 14
VDD
J 18
GND
50V
10uF
C12
50V
10uF
C11
1.00k
R1
EN
B1
IN
A1
GND B2
OUT A2
TPS7A2133PYWDJ
U1
1
2
J 10
50V
0.1uF
C13
2.2µF
10V
C2
10V
2.2uF
C3
154
R5
154
R6
154
R4
154
R3
1 2
3 4
J 11
GND
EN
VIN
EN
VOUT
154
R2
100V
1pF
C9
0
R10
0
R7
3
5,6,84,7
1,2,
Q1
C S D173 13 Q2
1
2
3
4
5
J19 1nF
100V
C15
0
R11
J 12 J 13
1
2
3
4
5
J16
50V
0.015uF
C10
49.9
R12
GND
GND
J 15
TP4
1
2
J7
Figure 5-1. Schematic
TPS7A21 EVM Schematic www.ti.com
10 TPS7A21EVM-059 Evaluation Module SBVU072 – OCTOBER 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Table des matières
Autres manuels Texas Instruments Carte mère
Texas Instruments
Texas Instruments LP8752 Q1 Series Manuel utilisateur
Texas Instruments
Texas Instruments RF430RL15 H Series Manuel utilisateur
Texas Instruments
Texas Instruments TPS23882B1EVM Manuel utilisateur
Texas Instruments
Texas Instruments AFE539A4EVM Manuel utilisateur
Texas Instruments
Texas Instruments TPS25921XEVM-637 Manuel utilisateur
Texas Instruments
Texas Instruments DAC53701EVM Manuel utilisateur
Texas Instruments
Texas Instruments ADS1610EVM Manuel utilisateur
Texas Instruments
Texas Instruments LMP91300NPN Manuel utilisateur
Texas Instruments
Texas Instruments ISO5852SDWEVM-017 Manuel utilisateur
Texas Instruments
Texas Instruments LM3248 Manuel utilisateur
Texas Instruments
Texas Instruments UCC25660 Series Manuel utilisateur
Texas Instruments
Texas Instruments DRV5055-ANGLE-EVM Series Manuel utilisateur
Texas Instruments
Texas Instruments TUSB3210 Manuel utilisateur
Texas Instruments
Texas Instruments BUF12800 Manuel utilisateur
Texas Instruments
Texas Instruments DRV8847 Series Manuel utilisateur
Texas Instruments
Texas Instruments TPSM53604EVM Manuel utilisateur
Texas Instruments
Texas Instruments TAS5622DDVEVM Manuel utilisateur
Texas Instruments
Texas Instruments DS90UB960-Q1EVM Manuel utilisateur
Texas Instruments
Texas Instruments TLV320AIC20KEVM Manuel utilisateur
Texas Instruments
Texas Instruments ADC08L060EVM Manuel utilisateur
Manuels Carte mère populaires d'autres marques
Telit Wireless Solutions
Telit Wireless Solutions SL869-3DR Manuel utilisateur
Gigabyte
Gigabyte GA-9IVDT Manuel utilisateur
Commell
Commell MS-C73 Manuel utilisateur
IBT Technologies
IBT Technologies MB860 Manuel utilisateur
Nvidia
Nvidia TEGRA DG-04927-001_V01 Manuel utilisateur
Biostar
Biostar M7VIT Bravo Instructions d'utilisation et d'installation
