
LTC6804-1/LTC6804-2
7
680412fc
For more information www.linear.com/LTC6804-1
elecTrical characTerisTics
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
V+Supply Voltage TME Specifications Met (Note 6) l11 40 55 V
VREG VREG Supply Voltage TME Supply Rejection < 1mV/V l4.5 5 5.5 V
DRIVE output voltage Sourcing 1µA
l
5.4
5.2 5.6
5.6 5.8
6.0 V
V
Sourcing 500µA l5.1 5.6 6.1 V
VREGD Digital Supply Voltage l2.7 3.0 3.6 V
Discharge Switch ON Resistance VCELL = 3.6V l10 25 Ω
Thermal Shutdown Temperature 150 °C
VOL(WDT) Watchdog Timer Pin Low WDT Pin Sinking 4mA l0.4 V
VOL(GPIO) General Purpose I/O Pin Low GPIO Pin Sinking 4mA (Used as Digital Output) l0.4 V
ADC Timing Specifications
tCYCLE
(Figure3) Measurement + Calibration Cycle
Time When Starting from the
REFUP State in Normal Mode
Measure 12 Cells l2120 2335 2480 µs
Measure 2 Cells l365 405 430 µs
Measure 12 Cells and 2 GPIO Inputs l2845 3133 3325 µs
Measurement + Calibration Cycle
Time When Starting from the
REFUP State in Filtered Mode
Measure 12 Cells l183 201.3 213.5 ms
Measure 2 Cells l30.54 33.6 35.64 ms
Measure 12 Cells and 2 GPIO Inputs l244 268.4 284.7 ms
Measurement + Calibration Cycle
Time When Starting from the
REFUP State in Fast Mode
Measure 12 Cells l1010 1113 1185 µs
Measure 2 Cells l180 201 215 µs
Measure 12 Cells and 2 GPIO Inputs l1420 1564 1660 µs
tSKEW1
(Figure 6) Skew Time. The Time Difference
between C12 and GPIO2
Measurements, Command =
ADCVAX
Fast Mode l189 208 221 µs
Normal Mode l493 543 576 µs
tSKEW2
(Figure 3) Skew Time. The Time
Difference between C12 and C0
Measurements, Command = ADCV
Fast Mode l211 233 248 µs
Normal Mode l609 670 711 µs
tWAKE Regulator Start-Up Time VREG Generated from Drive Pin (Figure 28) l100 300 µs
tSLEEP Watchdog or Software Discharge
Timer SWTEN Pin = 0 or DCTO[3:0] = 0000 l1.8 2 2.2 sec
SWTEN Pin = 1 and DCTO[3:0] ≠ 0000 0.5 120 min
tREFUP
(Figure1,
Figures 3 to 7)
Reference Wake-Up Time State: Core = STANDBY l2.7 3.5 4.4 ms
State: Core = REFUP l0 ms
fSADC Clock Frequency l3.0 3.3 3.5 MHz
SPI Interface DC Specifications
VIH(SPI) SPI Pin Digital Input Voltage High Pins CSB, SCK, SDI l2.3 V
VIL(SPI) SPI Pin Digital Input Voltage Low Pins CSB, SCK, SDI l0.8 V
VIH(CFG) Configuration Pin Digital
Input Voltage High Pins ISOMD, SWTEN, GPIO1 to GPIO5, A0 to A3 l2.7 V
VIL(CFG) Configuration Pin Digital
Input Voltage Low Pins ISOMD, SWTEN, GPIO1 to GPIO5, A0 to A3 l1.2 V
The ldenotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA= 25°C. The test conditions are V+= 39.6V, VREG = 5.0V unless otherwise noted.